



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.



# Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

H8S/2110B HD64F2110BV

16

Rev. 2.00 Revision Date: Mar 21, 2006

RenesasTechnology www.renesas.com

#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### **General Precautions on Handling of Product**

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Rev. 2.00 Mar 21, 2006 page iii of xxxviii

### Renesas

# Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Main Revisions for This Edition

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

- 5. Contents
- 6. Overview
- 7. Description of Functional Modules
  - CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 8. List of Registers
- 9. Electrical Characteristics
- 10. Appendix
- 11. Index

Rev. 2.00 Mar 21, 2006 page iv of xxxviii



# Preface

The H8S/2110B is a microcomputer (MCU) made up of the H8S/2000 CPU employing Renesas Technology original architecture as its core, and the peripheral functions required to configure a system.

The H8S/2000 CPU has an internal 32-bit configuration, sixteen 16-bit general registers, and a simple and optimized instruction set for high-speed operation. The H8S/2000 CPU can handle a 16-Mbyte linear address space.

This LSI is equipped with ROM, RAM, a 14-bit PWM timer (PWMX), a 16-bit free-running timer (FRT), an 8-bit timer (TMR), a watchdog timer (WDT), a serial communication interface (SCI), a keyboard buffer controller, a host interface LPC interface (LPC), an I<sup>2</sup>C bus interface (IIC), and I/O ports as on-chip peripheral modules, required for system configuration.

A flash memory (F-ZTAT<sup>TM</sup>\*) version is available for this LSI's ROM. This provides flexibility as it can be reprogrammed in no time to cope with all situations from the early stages of mass production to full-scale mass production. This is particularly applicable to application devices with specifications that will most probably change.

Note: \* F-ZTAT is a trademark of Renesas Technology Corp.

- Target Users: This manual was written for users who will be using the H8S/2110B in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8S/2110B to the target users. Refer to the H8S/2600 Series, H8S/2000 Series Programming Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions Read the H8S/2600 Series, H8S/2000 Series Programming Manual.

Rev. 2.00 Mar 21, 2006 page v of xxxviii

## Renesas

• In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 20, List of Registers.

Rules:	Register name:	The following notation is used for cases when the same or a similar function, e.g. serial communication interface, is implemented on more than one channel: XXX_N (XXX is the register name and N is the channel number)
	Bit order:	The MSB is on the left and the LSB is on the right.
	Number notation:	Binary is B'xxxx, hexadecimal is H'xxxx, decimal is xxxx.
	Signal notation:	An overbar is added to a low-active signal: $\overline{xxxx}$

Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/

H8S/2110B manuals:

Documenet Title	Documenet No.
H8S/2110B Hardware Manual	This manual
H8S/2600 Series, H8S/2000 Series Programming Manual	REJ09B0139

User's manuals for development tools:

Documenet Title	Documenet No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0058
H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-performance Embedded Workshop, High-performance Debugging Interface Tutorial	ADE-702-231
High-performance Embedded Workshop User's Manual	ADE-702-201

Rev. 2.00 Mar 21, 2006 page vi of xxxviii



# Main Revisions for This Edition

Item	Page	Revisions (See Manual for Details)
All		Nortification of change in company name amended
		(Before) Hitachi, Ltd. $\rightarrow$ (After) Renesas Technology Corp.
		Product naming convention amended
		(Before) H8S/2110B Series $\rightarrow$ (After) H8S/2110B Group
1.2 Block Diagram	2	Figure 1.1 amended
Figure 1.1 Internal Block Diagram of H8S/2110B		P75 <sup>*1*<sup>2</sup></sup> P74 <sup>*1</sup> * <sup>2</sup> P73 <sup>*1*<sup>2</sup></sup> P72 <sup>*1*<sup>2</sup></sup> P71 <sup>*1</sup> * <sup>2</sup> P70 <sup>*1*<sup>2</sup></sup>
1.3.1 Pin	3	Figure 1.2 amended
Arrangement		(Before) P51/ExRDxD1* <sup>1</sup> $\rightarrow$ (After) P51/ExRxD1* <sup>1</sup>
Figure 1.2 Pin Arrangement of H8S/2110B		
2.4.3 Extended	22	R/W in bits 6 to 3 amended
Control Register (EXR)		(Before) $\mathbb{R} \to (After)$
3.2.3 Serial Timer	53	IICS description in bit 7 amended
Control Register (STCR)		(Before) SLC and SDA. $\rightarrow$ (After) SCL and SDA.
4.7 Usage Note	62	Figure 4.7 amended
Figure 4.7 Operation When SP Value Is Ode	b	(Before) SP set to H'FFEFF $\rightarrow$ (After) SP set to H'FFEFFF
5.3.7 Keyboard Matri	x 72	Description amended
Interrupt Mask Registers (KMIMRA, KMIMR) Wake-Up Event Interrupt Mask Register (WUEMRB)		(Before) If any of KMIMR15 to KMIMR8 or WUEMRB7 to WUEMRB0 is cleared to 0, $\rightarrow$ (After) If any of KMIMR15 to KMIMR8 or WUEMR7 to WUEMR0 is cleared to 0,
5.5 Interrupt Exception		Table 5.3 amended
Handling Vector Table		IBFI1 (IDR1 reception completion)
Table 5.3 Interrupt		IBFI2 (IDR2 reception completion)
Sources, Vector Addresses, and Interrupt Priorities		IBFI3 (IDR3 reception completion)

Item	Page	Revisions (See Manual for Details)
5.6.2 Interrupt Contro	ol 81	Figure 5.6 amended
Mode 1		(Before) IFBFI3 $\rightarrow$ (After) IBFI3
Figure 5.6 Flowchart of Procedure Up to		
6.1 Bus Control	89	Initial value in bit 2 amended
Register (BCR)		(Before) $0 \rightarrow (After) 1$
7.1 Overview	91	Description amended
		(Before) Ports 1 to 3 and 6 have an input pull-up MOS control register (PCR), in addition to DDR and DR, to control $\rightarrow$ (After) Ports 1 to 3 and 6 have an input pull-up MOS control register (PCR), in addition to DDR, to control
7.4.4 Pin Functions	100	<ul> <li>P37/SERIRQ, P36/LCLK, P35/LRESET, P34/LFRAME, P33/LAD3, P32/LAD2, P31/LAD1, P30/LAD0</li> </ul>
		Note * amended
		Note: * The combination of bits not described m = 3 to 1: LPC input/output pins (SERIRQ, LCLK, LRESET, LFRAME, LAD3 to LAD0)
7.9.3 Pin Functions	116	• P86/IRQ5/SCK1/SCL1
		Table amended
		IRQ5 input pin* <sup>1</sup>
8.1 Features	131	Figure 8.1 amended
Figure 8.1 PWM (D/A Block Diagram	.)	Internal clock



Item	Page	Revisions (See Manual for Details)
8.5 Operation	144	Table 8.5 amended
Table 8.5 Position of Pulse to Be Added to Basic Pulse with 12-Bit Conversion Accuracy (CFS = 1)	t	
Table 8.6 Position of	145	Table 8.6 amended
Pulse to Be Added to Basic Pulse with 10-Bit Conversion Accuracy (CFS = 1)		



Item	Page	Revisions (See Manual for Details)
9.3.6 Timer Interrupt	153	Initial value in bit 0 amended
Enable Register (TIER)	)	(Before) $0 \rightarrow$ (After) 1
9.3.7 Timer	154	ICFB description in bit 6 amended
Control/Status Register (TCSR)	ſ	When BUFEB =1, ICRB indicates that the old ICRB value
10.3.5 Timer	188	TCSR_Y
Control/Status Register (TCSR)	ſ	Initial value in bit 4 amended
(·····)		(Before) $0 \rightarrow (After) 1$
10.3.10 Timer	190	Bit name in bits 6 to 0 amended
Connection Register S (TCONRS)		(Before) (Blanc) $\rightarrow$ (After)
Table 10.3 Registers	191	Table 10.3 amended
Accessible by TMR_X/TMR_Y		TCNT_X
10.7.3 Input Capture	199	Figure 10.11 amended
Operation		TCNT_X
Figure 10.11 Timing of Input Capture Operation		
13.3.5 I <sup>2</sup> C Bus	280	MST and TRS description in bits 5 and 4 amended
Control Register (ICCR)		In slave receive mode with $I^2C$ bus format, the $R/\overline{W}$ bit in the first frame immediately after the start condition
	283, 284	R/W in bit 1 amended
		R/(W)*
Table 13.5 Flags and	286	Table 13.5 amended
Transfer States Slave Mode)		MST         TRS         BBSY         ESTP         STOP         IRTR         AASX         AL         AAS         ADZ         ACKB         ICDRF         ICDRE         State           0         1         1         0         0         —         0↓         0         0         —         0↓         ICDR write with the above state
		0 1 1 0 0 0 0 I Transmission nd e with ICDRE = 1
		0 1 1 0 0 0 0 0 0 0 0 ICDR write with the above state
		0 1 1 0 0 11/0 <sup>#2</sup> — 0 0 0 0 I 1 Automatic data transfer from ICDRT to ICDRS with the above state
13.4.4 Master	306	Figure 13.11 amended
Receive Operation		[2] ICDR read (Dummy read)
Figure 13.11 Example of Operation Timing master Receive Mode (MLS = WAIT = 0, HNDS = 1)	•	

Item	Page	Revisions (See Manual for Details)
13.4.4 Master Receive Operation Figure 13.14 Sample Flowchart for Operations in Master Receive Mode (Receiving a Single Byte) (WAIT = 1)	308	Figure 13.14 amended          Read ICDR       [2] Start receiving. The first read is a dummy read.         Read IRIC flag in ICCR       [3] Wait for a receive wait (Set IRIC at the fall of the 8th clock)         No       IRIC = 1?         Yes       [7] Set acknowledge data for
	310	Description amended
		15. Clear the WAIT bit in ICMR to cancel the wait mode
13.4.5 Slave Receive	313	Description amended
Operation		3 The master device and transmit/receive direction ( $R/\overline{W}$ ), in synchronization with the transmit clock pulses.
	317	Description amended
		3 The master device and transmit/receive direction ( $R/\overline{W}$ ), in synchronization with the transmit clock pulses.
		8. Confirm that the STOP bit is cleared to 0 and clear the IRIC flag to 0.
13.4.6 Slave Transmit	t 320	Description amended
Operation		2 If the 8th data bit $(R/\overline{W})$ is 1, the TRS bit in ICCR is set to 1,
13.6 Usage Notes	332	8. Notes on start condition issuance for retransmission
		Note amended
		Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to $11$ in ICXR.
	333,	10. Notes on WAIT function
	334	Description added
Figure 13.34 ICDR	335	Figure 13.34 amended
Read and ICCR Access in Slave Transmit Mode		(Before) R/W $\rightarrow$ (After) R/W
	336	13. Notes on TRS bit setting in slave mode
		Note amended
		Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to $11$ in ICXR.
	336,	14. Notes on Arbitration Lost in master mode
	337	Description added

Rev. 2.00 Mar 21, 2006 page xi of xxxviii

Item	Page	Revisions (See Manual for Details)
14.4.1 Receive Operation	345	Figure 14.3 amended [1] Set the KBIOE bit to 1 in KBCRH.
Figure 14.3 Sample Receive Processing Flowchart		
14.4.2 transmit	347	Figure 14.5 (1) amended
Operation		[1] Set the KBIOE bit to 1 in KBCRH.
Figure 14.5 (1) Sample Transmit Processing Flowchart		
15.3.1 Host Interface	365	• HICR1
Control Registers 0 and 1 (HICR0, HICR1)		R/W in slave in bit 7 amended
		(Before) $R/W \rightarrow (After) R$
15.3.7 Status	378	• STR3 (TWRE = 1 or SELSTR3 = 0)
Registers 1 to 3 (STR1 to STR3)		Bit name in bit 3 amended
10 011(3)		(Before) C/D3 $\rightarrow$ (After) C/D3
15.4.4 Host Interface	397	I/O description in CLKRUN amended
Shutdown Function (LPCPD)		(Before) $I/O \rightarrow (After)$ Input
Table 15.5 Scope of Host Interface Pin Shutdown		



Item	Page	Revisions (See Manual for Details)
17.8.1	426	Figure 17.9 amended
Program/Program- Verify Figure 17.9 Program/Program- Verify Flowchart	420	Program UB exploition       Not programming in the strength in the st
		End of programming Programming failure
18.5 Subclock Input Circuit	438, 439	Description of "When Subclock Is Not Needed" and " Note on Subclock Usage" added
19.1.1 Standby Control Register (SBYCR)	443	SCK2 to SCK0 description in bits 2 to 0 amended When, SCK2 to SCK0 must be cleared to B'00.
19.1.1 Standby Control Register (SBYCR)	443	Table amended           STS2 STS1 STS0 Wait Time         10 MHz 8 MHz 6 MHz 4 MHz 2 MHz Unit           0         0         8192 states         0.8         1.0         1.3         2.0         4.1         ms
Table 19.1 Operating Frequency and Wait Time		
20.1 Register Addresses (Address Order)	460	Address in P7ODA amended (Before) H'FE02 $\rightarrow$ (After) H'FE01

Item	Page	Revisions (See Manual for Details)
21.2.3 On-Chip Peripheral Module Timing	506	Figure 21.19 replaced
Figure 21.19 A/D Converter External Trigger Input Timing		
Appendix C Package Dimensions	513	Figure replaced
Figure C.1 Package Dimensions (FP-100B)		
Figure C.2 Package Dimensions (TFP-100B)	514	Figure replaced



# Contents

Secti	on 1	Overview	1			
1.1	Feature	2S	1			
1.2	Block Diagram					
1.3	Pin Ari	angement and Functions	3			
	1.3.1	Pin Arrangement	3			
	1.3.2	Pin Functions in Each Operating Mode	4			
	1.3.3	Pin Functions	9			
Secti	on 2	CPU	13			
2.1	Feature	35	13			
	2.1.1	Differences between H8S/2600 CPU and H8S/2000 CPU	14			
	2.1.2	Differences from H8/300 CPU	15			
	2.1.3	Differences from H8/300H CPU	15			
2.2	CPU O	perating Modes	16			
	2.2.1	Normal Mode	16			
	2.2.2	Advanced Mode	17			
2.3	Addres	s Space	19			
2.4	Registe	r Configuration	20			
	2.4.1	General Registers	21			
	2.4.2	Program Counter (PC)	22			
	2.4.3	Extended Control Register (EXR)	22			
	2.4.4	Condition-Code Register (CCR)	22			
	2.4.5	Initial Register Values	24			
2.5	Data Fo	ormats	24			
	2.5.1	General Register Data Formats	24			
	2.5.2	Memory Data Formats	26			
2.6	Instruction Set					
	2.6.1	Instructions Classified by Function	28			
	2.6.2	Basic Instruction Formats	37			
2.7	Addres	sing Modes and Effective Address Calculation	38			
	2.7.1	Register Direct—Rn	39			
	2.7.2	Register Indirect—@ERn	39			
	2.7.3	Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)	39			
	2.7.4	Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn.	39			
	2.7.5	Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32	39			
	2.7.6	Immediate—#xx:8, #xx:16, or #xx:32	40			
	2.7.7	Program-Counter Relative—@(d:8, PC) or @(d:16, PC)	40			

Rev. 2.00 Mar 21, 2006 page xv of xxxviii

	2.7.8	Memory Indirect—@@aa:8	41
	2.7.9	Effective Address Calculation	42
2.8	Process	ing States	44
2.9	Usage I	Notes	46
	2.9.1	Note on TAS Instruction Usage	46
	2.9.2	Note on STM/LDM Instruction Usage	46
	2.9.3	Bit Manipulation Instructions	46
	2.9.4	EEPMOV Instruction	48
Secti	on 3 1	MCU Operating Modes	49
3.1		Departing Mode Selection	49
3.2		r Descriptions	49
	3.2.1	Mode Control Register (MDCR)	50
	3.2.2	System Control Register (SYSCR)	51
	3.2.3	Serial Timer Control Register (STCR)	53
3.3	Operati	ng Mode Descriptions	54
	3.3.1	Mode 2	54
	3.3.2	Mode 3	54
3.4	Addres	s Map in Each Operating Mode	55
а <i>.</i> .	4 1	, ' II II'	
		Exception Handling	57
4.1		on Handling Types and Priority	57
4.2	-	on Sources and Exception Vector Table	58 59
4.3			59 59
	4.3.1 4.3.2	Reset Exception Handling	
	4.3.2	Interrupts after Reset	60
4.4		On-Chip Peripheral Modules after Reset Is Cancelled	60
4.4	-	ot Exception Handling	60
4.5	-	struction Exception Handling	60
4.6		tatus after Exception Handling	61
4.7	Usage	Note	62
Secti	on 5 l	Interrupt Controller	63
5.1	Feature	S	63
5.2	Input/C	Putput Pins	65
5.3	Registe	r Descriptions	65
	5.3.1	Interrupt Control Registers A to C (ICRA to ICRC)	66
	5.3.2	Address Break Control Register (ABRKCR)	67
	5.3.3	Break Address Registers A to C (BARA to BARC)	67
	5.3.4	IRQ Sense Control Registers (ISCRH, ISCRL)	68

Rev. 2.00 Mar 21, 2006 page xvi of xxxviii

	5.3.5	IRQ Enable Register (IER)	69
	5.3.6	IRQ Status Register (ISR)	70
	5.3.7	Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMIMR) and	
		Wake-Up Event Interrupt Mask Register (WUEMRB)	70
5.4	Interru	pt Sources	73
	5.4.1	External Interrupts	73
	5.4.2	Internal Interrupts	74
5.5	Interru	pt Exception Handling Vector Table	74
5.6	Interru	pt Control Modes and Interrupt Operation	77
	5.6.1	Interrupt Control Mode 0	77
	5.6.2	Interrupt Control Mode 1	79
	5.6.3	Interrupt Exception Handling Sequence	81
	5.6.4	Interrupt Response Times	83
5.7	Addre	ss Break	84
	5.7.1	Features	84
	5.7.2	Block Diagram	84
	5.7.3	Operation	84
	5.7.4	Usage Notes	85
5.8	Usage	Notes	87
	5.8.1	Conflict between Interrupt Generation and Disabling	87
	5.8.2	Instructions that Disable Interrupts	88
	5.8.3	Interrupts during Execution of EEPMOV Instruction	88
	5.8.4	IRQ Status Register (ISR)	88
Sect	ion 6	Bus Controller (BSC)	89
6.1		er Descriptions	89
	6.1.1	Bus Control Register (BCR)	89
	6.1.2	Wait State Control Register (WSCR)	90
Sect	ion 7	I/O Ports	91
7.1		iew	91
7.2	Port 1		95
	7.2.1	Port 1 Data Direction Register (P1DDR)	95
	7.2.2	Port 1 Data Register (P1DR)	95
	7.2.3	Port 1 Pull-Up MOS Control Register (P1PCR)	96
	7.2.4	Pin Functions	96
	7.2.5	Port 1 Input Pull-Up MOS	96
7.3			97
	7.3.1	Port 2 Data Direction Register (P2DDR)	97
	7.3.2	Port 2 Data Register (P2DR)	97

Rev. 2.00 Mar 21, 2006 page xvii of xxxviii

	7.3.3	Port 2 Pull-Up MOS Control Register (P2PCR)	98
	7.3.4	Pin Functions	98
	7.3.5	Port 2 Input Pull-Up MOS	98
7.4	Port 3.		99
	7.4.1	Port 3 Data Direction Register (P3DDR)	99
	7.4.2	Port 3 Data Register (P3DR)	99
	7.4.3	Port 3 Pull-Up MOS Control Register (P3PCR)	100
	7.4.4	Pin Functions	
	7.4.5	Port 3 Input Pull-Up MOS	101
7.5	Port 4.		101
	7.5.1	Port 4 Data Direction Register (P4DDR)	101
	7.5.2	Port 4 Data Register (P4DR)	102
	7.5.3	Pin Functions	102
7.6	Port 5.		104
	7.6.1	Port 5 Data Direction Register (P5DDR)	104
	7.6.2	Port 5 Data Register (P5DR)	105
	7.6.3	Pin Functions	105
7.7	Port 6.		107
	7.7.1	Port 6 Data Direction Register (P6DDR)	107
	7.7.2	Port 6 Data Register (P6DR)	108
	7.7.3	Port 6 Pull-Up MOS Control Register (KMPCR)	108
	7.7.4	System Control Register 2 (SYSCR2)	109
	7.7.5	Pin Functions	110
	7.7.6	Port 6 Input Pull-Up MOS	112
7.8	Port 7.		112
	7.8.1	Port 7 Input Data Register (P7PIN)	113
	7.8.2	Port 7 Data Direction Register (P7DDR)	113
	7.8.3	Port 7 Output Data Register (P7ODR)	114
	7.8.4	Pin Functions	114
7.9	Port 8.		115
	7.9.1	Port 8 Data Direction Register (P8DDR)	
	7.9.2	Port 8 Data Register (P8DR)	116
	7.9.3	Pin Functions	116
7.10	Port 9.		119
	7.10.1	Port 9 Data Direction Register (P9DDR)	119
	7.10.2	Port 9 Data Register (P9DR)	
	7.10.3	Pin Functions	120
7.11			
		Port A Data Direction Register (PADDR)	
	7.11.2	Port A Output Data Register (PAODR)	123



	7.11.3	Port A Input Data Register (PAPIN)	123
	7.11.4	Pin Functions	124
	7.11.5	Port A Input Pull-Up MOS	126
7.12	Port B.		127
	7.12.1	Port B Data Direction Register (PBDDR)	127
	7.12.2	Port B Output Data Register (PBODR)	127
	7.12.3	Port B Input Data Register (PBPIN)	128
	7.12.4	Pin Functions	128
	7.12.5	Port B Input Pull-Up MOS	129
Secti		4-Bit PWM Timer (PWMX)	
8.1		S	
8.2	-	utput Pins	
8.3	Registe	r Descriptions	
	8.3.1	PWM (D/A) Counters H and L (DACNTH, DACNTL)	133
	8.3.2	PWM (D/A) Data Registers A and B (DADRA, DADRB)	134
	8.3.3	PWM (D/A) Control Register (DACR)	
8.4	Bus Ma	ster Interface	137
8.5	Operati	on	138
8.6	Usage I	Note	146
	U		
	8.6.1	Module Stop Mode Setting	146
	8.6.1	Module Stop Mode Setting	
Secti	8.6.1 on 9	Module Stop Mode Setting	147
Secti 9.1	8.6.1 on 9 1 Feature	Module Stop Mode Setting 6-Bit Free-Running Timer (FRT) s	147 147
Secti 9.1 9.2	8.6.1 on 9 1 Feature Input/C	Module Stop Mode Setting 6-Bit Free-Running Timer (FRT) s utput Pins	147 147 149
Secti 9.1	8.6.1 on 9 1 Feature Input/C Registe	Module Stop Mode Setting 6-Bit Free-Running Timer (FRT) s utput Pins r Descriptions	147 147 149 149
Secti 9.1 9.2	8.6.1 on 9 Feature Input/C Registe 9.3.1	Module Stop Mode Setting	147 147 149 149 150
Secti 9.1 9.2	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2	Module Stop Mode Setting	147 147 149 149 150 150
Secti 9.1 9.2	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3	Module Stop Mode Setting	147 147 149 149 150 150 150
Secti 9.1 9.2	8.6.1 on 9 1 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4	Module Stop Mode Setting	147 147 149 149 150 150 150 151
Secti 9.1 9.2	8.6.1 on 9 1 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5	Module Stop Mode Setting	147 147 149 149 150 150 150 151 151
Secti 9.1 9.2	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6	Module Stop Mode Setting	147 147 149 149 150 150 150 151 151 151
Secti 9.1 9.2	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7	Module Stop Mode Setting	147 147 149 149 150 150 150 151 151 151 152 153
Secti 9.1 9.2	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8	Module Stop Mode Setting	147 147 149 150 150 150 151 151 151 152 153 156
Secti 9.1 9.2 9.3	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8 9.3.9	Module Stop Mode Setting	147 147 149 150 150 150 151 151 151 152 153 156 157
Secti 9.1 9.2	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.6 9.3.7 9.3.8 9.3.9 Operati	Module Stop Mode Setting	147 149 149 150 150 150 151 151 151 152 153 156 157 159
Secti 9.1 9.2 9.3	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8 9.3.7 9.3.8 9.3.9 Operati 9.4.1	Module Stop Mode Setting	147 147 149 150 150 150 151 151 152 153 156 157 159 159
Secti 9.1 9.2 9.3	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8 9.3.9 Operati 9.4.1 Operati	Module Stop Mode Setting	147 147 149 150 150 150 151 151 152 153 156 157 159 159
Secti 9.1 9.2 9.3	8.6.1 on 9 Feature Input/C Registe 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8 9.3.7 9.3.8 9.3.9 Operati 9.4.1	Module Stop Mode Setting	147 147 149 150 150 151 151 152 153 156 157 159 159 159

Rev. 2.00 Mar 21, 2006 page xix of xxxviii

	9.5.3	FRC Clear Timing	161
	9.5.4	Input Capture Input Timing	161
	9.5.5	Buffered Input Capture Input Timing	162
	9.5.6	Timing of Input Capture Flag (ICF) Setting	163
	9.5.7	Timing of Output Compare Flag (OCF) setting	164
	9.5.8	Timing of FRC Overflow Flag Setting	
	9.5.9	Automatic Addition Timing	165
	9.5.10	Mask Signal Generation Timing	165
9.6	Interrup	ot Sources	166
9.7	Usage I	Notes	167
	9.7.1	Conflict between FRC Write and Clear	167
	9.7.2	Conflict between FRC Write and Increment	168
	9.7.3	Conflict between OCR Write and Compare-Match	169
	9.7.4	Switching of Internal Clock and FRC Operation	170
	9.7.5	Module Stop Mode Setting	172
Secti	on 10	8-Bit Timer (TMR)	173
10.1	Feature	s	173
10.2	Input/O	utput Pins	177
10.3	Registe	r Descriptions	177
	10.3.1	Timer Counter (TCNT)	179
	10.3.2	Time Constant Register A (TCORA)	179
	10.3.3	Time Constant Register B (TCORB)	179
	10.3.4	Timer Control Register (TCR)	180
	10.3.5	Timer Control/Status Register (TCSR)	184
		Time Constant Register (TCORC)	
	10.3.7	Input Capture Registers R and F (TICRR and TICRF)	189
	10.3.8	Timer Input Select Register (TISR)	189
	10.3.9	Timer Connection Register I (TCONRI)	190
		Timer Connection Register S (TCONRS)	
	10.3.11	Timer XY Control Register (TCRXY)	191
10.4	Operati	on	192
	10.4.1	Pulse Output	192
10.5	Operati	on Timing	193
	10.5.1	TCNT Count Timing	193
	10.5.2	Timing of CMFA and CMFB Setting at Compare-Match	194
	10.5.3	Timing of Timer Output at Compare-Match	
	10.5.4	Timing of Counter Clear at Compare-Match	195
	10.5.5	TCNT External Reset Timing	
	10.5.6	Timing of Overflow Flag (OVF) Setting	196

10.6	TMR_(	) and TMR_1 Cascaded Connection	197
	10.6.1	16-Bit Count Mode	197
	10.6.2	Compare-Match Count Mode	197
10.7	TMR_	Y and TMR_X Cascaded Connection	198
	10.7.1	16-Bit Count Mode	198
	10.7.2	Compare-Match Count Mode	198
	10.7.3	Input Capture Operation	199
10.8	Interruj	pt Sources	201
10.9	Usage l	Notes	201
	10.9.1	Conflict between TCNT Write and Counter Clear	201
	10.9.2	Conflict between TCNT Write and Count-Up	202
	10.9.3	Conflict between TCOR Write and Compare-Match	203
	10.9.4	Conflict between Compare-Matches A and B	203
	10.9.5	Switching of Internal Clocks and TCNT Operation	204
	10.9.6	Mode Setting with Cascaded Connection	206
	10.9.7	Module Stop Mode Setting	206
Secti		Watchdog Timer (WDT)	
11.1	Feature	S	207
11.2	Input/C	Output Pins	209
11.3	Registe	r Descriptions	209
		Timer Counter (TCNT)	
	11.3.2	Timer Control/Status Register (TCSR)	210
11.4		on	
	11.4.1	Watchdog Timer Mode	214
		Interval Timer Mode	
	11.4.3	RESO Signal Output Timing	217
11.5	Interrup	pt Sources	217
11.6	Usage l	Notes	218
	11.6.1	Notes on Register Access	218
		Conflict between Timer Counter (TCNT) Write and Increment	
	11.6.3	Changing Values of CKS2 to CKS0 Bits	219
	11.6.4	6 6	
	11.6.5		220
	11.6.6	Counter Values during Transitions between High-Speed, Sub-Active,	
		and Watch Modes	220
a .	1.5		
		Serial Communication Interface (SCI)	
12.1		·S	
12.2	Input/C	Output Pins	223

Rev. 2.00 Mar 21, 2006 page xxi of xxxviii

12.3	Registe	r Descriptions	223
	12.3.1	Receive Shift Register (RSR)	223
	12.3.2	Receive Data Register (RDR)	224
	12.3.3	Transmit Data Register (TDR)	224
	12.3.4	Transmit Shift Register (TSR)	224
	12.3.5	Serial Mode Register (SMR)	225
	12.3.6	Serial Control Register (SCR)	227
	12.3.7	Serial Status Register (SSR)	229
	12.3.8	Serial Interface Mode Register (SCMR)	231
	12.3.9	Bit Rate Register (BRR)	232
	12.3.10	Serial Pin Select Register (SPSR)	237
12.4	Operati	on in Asynchronous Mode	237
	12.4.1	Data Transfer Format	238
		Receive Data Sampling Timing and Reception Margin in Asynchronous Mode	
		Clock	
	12.4.4	SCI Initialization (Asynchronous Mode)	241
	12.4.5	Data Transmission (Asynchronous Mode)	242
	12.4.6	Serial Data Reception (Asynchronous Mode)	244
12.5	Multip	rocessor Communication Function	248
	12.5.1	Multiprocessor Serial Data Transmission	250
	12.5.2	Multiprocessor Serial Data Reception	251
12.6	Operati	on in Clocked Synchronous Mode	254
	12.6.1	Clock	254
	12.6.2	SCI Initialization (Clocked Synchronous Mode)	255
	12.6.3	Serial Data Transmission (Clocked Synchronous Mode)	256
	12.6.4	Serial Data Reception (Clocked Synchronous Mode)	258
	12.6.5	Simultaneous Serial Data Transmission and Reception	
		(Clocked Synchronous Mode)	260
12.7	Interrup	pt Sources	262
12.8	Usage I	Notes	263
	12.8.1	Module Stop Mode Setting	263
	12.8.2	Break Detection and Processing	263
	12.8.3	Mark State and Break Detection	263
	12.8.4	Receive Error Flags and Transmit Operations	
		(Clocked Synchronous Mode Only)	263
	12.8.5	Relation between Writing to TDR and TDRE Flag	263
	12.8.6	SCI Operations during Mode Transitions	264
	12.8.7	Switching from SCK Pins to Port Pins	267



Sect	ion 13	I <sup>2</sup> C Bus Interface (IIC)	269
13.1	Feature	S	269
13.2	Input/C	Output Pins	272
13.3	Registe	r Descriptions	273
	13.3.1	I <sup>2</sup> C Bus Data Register (ICDR)	273
	13.3.2	Slave Address Register (SAR)	274
	13.3.3	Second Slave Address Register (SARX)	275
	13.3.4	I <sup>2</sup> C Bus Mode Register (ICMR)	277
	13.3.5	I <sup>2</sup> C Bus Control Register (ICCR)	280
	13.3.6	I <sup>2</sup> C Bus Status Register (ICSR)	288
	13.3.7	DDC Switch Register (DDCSWR)	292
	13.3.8	I <sup>2</sup> C Bus Extended Control Register (ICXR)	293
13.4		on	
	13.4.1	I <sup>2</sup> C Bus Data Format	297
	13.4.2	Initialization	299
	13.4.3	Master Transmit Operation	299
	13.4.4	Master Receive Operation	304
	13.4.5	Slave Receive Operation	311
	13.4.6	Slave Transmit Operation	319
	13.4.7	IRIC Setting Timing and SCL Control	322
	13.4.8	Noise Canceler	325
	13.4.9	Initialization of Internal State	325
13.5	Interruj	pt Sources	327
13.6	Usage 1	Notes	327
	13.6.1	Module Stop Mode Setting	338
Sect	ion 14	Keyboard Buffer Controller	339
14.1		s	
14.2		Dutput Pins	
14.3	-	r Descriptions	
	-	Keyboard Control Register H (KBCRH)	
		Keyboard Control Register L (KBCRL)	
		Keyboard Data Buffer Register (KBBR)	
14.4		on	
	-	Receive Operation	
		Transmit Operation	
		Receive Abort	
		KCLKI and KDI Read Timing	

Rev. 2.00 Mar 21, 2006 page xxiii of xxxviii

	14.4.6	KBF Setting Timing and KCLK Control	353
	14.4.7	Receive Timing	354
	14.4.8	KCLK Fall Interrupt Operation	355
14.5	Usage 1	Notes	356
	14.5.1	KBIOE Setting and KCLK Falling Edge Detection	356
	14.5.2	Module Stop Mode Setting	356
Secti	on 15	Host Interface LPC Interface (LPC)	357
15.1	Feature	S	357
15.2	Input/C	Putput Pins	359
15.3	Registe	r Descriptions	360
	15.3.1	Host Interface Control Registers 0 and 1 (HICR0, HICR1)	361
	15.3.2	Host Interface Control Registers 2 and 3 (HICR2, HICR3)	368
	15.3.3	LPC Channel 3 Address Register (LADR3)	371
	15.3.4	Input Data Registers 1 to 3 (IDR1 to IDR3)	372
	15.3.5	Output Data Registers 1 to 3 (ODR1 to ODR3)	373
	15.3.6	Bidirectional Data Registers 0 to 15 (TWR0 to TWR15)	373
	15.3.7	Status Registers 1 to 3 (STR1 to STR3)	374
	15.3.8	SERIRQ Control Registers 0 and 1 (SIRQCR0, SIRQCR1)	381
	15.3.9	Host Interface Select Register (HISEL)	389
15.4	Operati	on	390
	15.4.1	Host Interface Activation	390
		LPC I/O Cycles	
		A20 Gate	
		Host Interface Shutdown Function (LPCPD)	
		Host Interface Serialized Interrupt Operation (SERIRQ)	
	15.4.6	Host Interface Clock Start Request (CLKRUN)	402
15.5		ot Sources	
		IBFI1, IBFI2, IBFI3, and ERRI	
		SMI, HIRQ1, HIRQ6, HIRQ9, HIRQ10, HIRQ11, and HIRQ12	
15.6	U	Notes	
		Module Stop Mode Setting	
	15.6.2	Notes on Using Host Interface	405
Secti	on 16	RAM	407
	on 17	ROM	409
17.1		S	
17.2		Transitions	
17.3	Block (	Configuration	414



17.4	Input/C	Dutput Pins	415
17.5	Registe	r Descriptions	415
	17.5.1	Flash Memory Control Register 1 (FLMCR1)	416
	17.5.2	Flash Memory Control Register 2 (FLMCR2)	417
	17.5.3	Erase Block Registers 1 and 2 (EBR1, EBR2)	418
17.6	Operati	ng Modes	419
17.7	On-Boa	ard Programming Modes	419
	17.7.1	Boot Mode	420
	17.7.2	User Program Mode	424
17.8		Iemory Programming/Erasing	
	17.8.1	Program/Program-Verify	425
		Erase/Erase-Verify	
17.9	Program	n/Erase Protection	429
	17.9.1	Hardware Protection	429
	17.9.2	Software Protection	429
	17.9.3	Error Protection	429
17.10	Interru	ots during Flash Memory Programming/Erasing	430
17.11	Program	nmer Mode	431
17.12	Usage 1	Notes	431
	-		
Secti	on 18	Clock Pulse Generator	433
18.1	Oscilla	tor	434
	18.1.1	Connecting Crystal Resonator	434
	18.1.2	External Clock Input Method	435
18.2	Duty C	orrection Circuit	437
18.3	Mediur	n-Speed Clock Divider	437
18.4	Bus Ma	aster Clock Select Circuit	438
18.5	Subclo	ck Input Circuit	438
18.6	Wavefo	orm Forming Circuit	439
18.7	Clock S	Select Circuit	439
18.8	Usage I	Notes	439
	18.8.1	Note on Resonator	439
	18.8.2	Notes on Board Design	440
Secti		Power-Down Modes	
19.1	Registe	r Descriptions	441
	Registe		
	19.1.1	Standby Control Register (SBYCR)	
	19.1.1	Standby Control Register (SBYCR) Low-Power Control Register (LPWRCR)	442
	19.1.1 19.1.2 19.1.3		442 444 445

Rev. 2.00 Mar 21, 2006 page xxv of xxxviii

19.3	Medium-Speed Mode	449
19.4	Sleep Mode	450
19.5	Software Standby Mode	451
19.6	Hardware Standby Mode	452
19.7	Watch Mode	453
19.8	Subsleep Mode	454
19.9	Subactive Mode	455
19.10	Module Stop Mode	456
19.11	Direct Transitions	456
19.12	Usage Notes	457
	19.12.1 I/O Port Status	457
	19.12.2 Current Consumption when Waiting for Oscillation Stabilization	457
Secti	on 20 List of Registers	459
20.1	Register Addresses (Address Order)	
20.2	Register Bits	
20.3	Register States in Each Operating Mode	
20.4	Register Select Conditions	
Secti	on 21 Electrical Characteristics	487
21.1	Electrical Characteristics	
21.1	21.1.1 Absolute Maximum Ratings	
	21.1.2       DC Characteristics	
	21.1.3 AC Characteristics	
	21.1.4   Flash Memory Characteristics	
	21.1.5 Usage Note	
21.2	Timing Chart	
	21.2.1 Clock Timing	
	21.2.2 Control Signal Timing	
	21.2.3 On-Chip Peripheral Module Timing	
Δnne	endix A I/O Port States in Each Processing State	511
	C C	
Appe	endix B Product Codes	512
Appe	endix C Package Dimensions	513
Inde	Χ	515

Rev. 2.00 Mar 21, 2006 page xxvi of xxxviii

# Figures

Section 1 O	verview	
Figure 1.1	Internal Block Diagram of H8S/2110B	2
Figure 1.2	Pin Arrangement of H8S/2110B	3
Section 2 Cl	PU	
Figure 2.1	Exception Vector Table (Normal Mode)	17
Figure 2.2	Stack Structure in Normal Mode	17
Figure 2.3	Exception Vector Table (Advanced Mode)	18
Figure 2.4	Stack Structure in Advanced Mode	19
Figure 2.5	Memory Map	19
Figure 2.6	CPU Internal Registers	20
Figure 2.7	Usage of General Registers	21
Figure 2.8	Stack	22
Figure 2.9	General Register Data Formats (1)	24
Figure 2.9	General Register Data Formats (2)	25
Figure 2.10	Memory Data Formats	26
Figure 2.11	Instruction Formats (Examples)	38
Figure 2.12	Branch Address Specification in Memory Indirect Addressing Mode	41
Figure 2.13	State Transitions	45
Section 3 M	CU Operating Modes	
Figure 3.1		55
Figure 3.2	•	56
8	T T T T T T T T T T T T T T T T T T T	
Section 4 Ex	ception Handling	
Figure 4.1	Reset Sequence (Mode 3)	59
Figure 4.2	Stack Status after Exception Handling	61
Figure 4.3	Operation When SP Value Is Odd	62
Section 5 In	terrupt Controller	
Figure 5.1	Block Diagram of Interrupt Controller	64
Figure 5.2	Relationship between Interrupts IRQ7 and IRQ6, Interrupts KIN15 to KIN0,	
-	Interrupts WUE7 to WUE0, and Registers KMIMR, KMIMRA, and WUEMRB	72
Figure 5.3	Block Diagram of Interrupts IRQ7 to IRQ0	73

Rev. 2.00 Mar 21, 2006 page xxvii of xxxviii

Figure 5.6	Flowchart of Procedure Up to Interrupt Acceptance in Interrupt	
	Control Mode 1	81
Figure 5.7	Interrupt Exception Handling	82
Figure 5.8	Address Break Block Diagram	84
Figure 5.9	Address Break Timing Example	86
Figure 5.10	Conflict between Interrupt Generation and Disabling	87

### Section 8 14-Bit PWM Timer (PWMX)

Figure 8.1	PWM (D/A) Block Diagram	131
Figure 8.2	PWM (D/A) Operation	138
Figure 8.3	Output Waveform (OS = 0, DADR Corresponds to $T_L$ )	140
Figure 8.4	Output Waveform (OS = 1, DADR Corresponds to $T_{H}$ )	141
Figure 8.5	D/A Data Register Configuration when CFS = 1	141
Figure 8.6	Output Waveform when $DADR = H'0207 (OS = 1)$	142

### Section 9 16-Bit Free-Running Timer (FRT)

Figure 9.1	Block Diagram of 16-Bit Free-Running Timer	148
Figure 9.2	Example of Pulse Output	159
Figure 9.3	Increment Timing with Internal Clock Source	159
Figure 9.4	Increment Timing with External Clock Source	160
Figure 9.5	Timing of Output Compare A Output	160
Figure 9.6	Clearing of FRC by Compare-Match A Signal	161
Figure 9.7	Input Capture Input Signal Timing (Usual Case)	161
Figure 9.8	Input Capture Input Signal Timing (When ICRA to ICRD Are Read)	162
Figure 9.9	Buffered Input Capture Timing	162
Figure 9.10	Buffered Input Capture Timing (BUFEA = 1)	163
Figure 9.11	Timing of Input Capture Flag (ICFA, ICFB, ICFC, or ICFD) Setting	163
Figure 9.12	Timing of Output Compare Flag (OCFA or OCFB) Setting	164
Figure 9.13	Timing of Overflow Flag (OVF) Setting	164
Figure 9.14	OCRA Automatic Addition Timing	165
Figure 9.15	Timing of Input Capture Mask Signal Setting	165
Figure 9.16	Timing of Input Capture Mask Signal Clearing	166
Figure 9.17	FRC Write-Clear Conflict	167
Figure 9.18	FRC Write-Increment Conflict	168
Figure 9.19	Conflict between OCR Write and Compare-Match	
	(When Automatic Addition Function Is Not Used)	169
Figure 9.20	Conflict between OCRAR/OCRAF Write and Compare-Match	
	(When Automatic Addition Function Is Used)	170

Rev. 2.00 Mar 21, 2006 page xxviii of xxxviii

#### Section 10 8-Bit Timer (TMR)

Figure 10.1	Block Diagram of 8-Bit Timer (TMR_0 and TMR_1)	175
Figure 10.2	Block Diagram of 8-Bit Timer (TMR_Y and TMR_X)	176
Figure 10.3	Pulse Output Example	192
Figure 10.4	Count Timing for Internal Clock Input	193
Figure 10.5	Count Timing for External Clock Input (Both Edges)	193
Figure 10.6	Timing of CMF Setting at Compare-Match	
Figure 10.7	Timing of Toggled Timer Output by Compare-Match A Signal	194
Figure 10.8	Timing of Counter Clear by Compare-Match	195
Figure 10.9	Timing of Counter Clear by External Reset Input	195
Figure 10.10	Timing of OVF Flag Setting	196
Figure 10.11	Timing of Input Capture Operation	199
Figure 10.12	Timing of Input Capture Signal (Input Capture Signal Is Input	
	during TICRR and TICRF Read)	200
Figure 10.13	Conflict between TCNT Write and Clear	202
Figure 10.14	Conflict between TCNT Write and Count-Up	202
Figure 10.15	Conflict between TCOR Write and Compare-Match	203

#### Section 11 Watchdog Timer (WDT)

Figure 11.1	Block Diagram of WDT	208
Figure 11.2	Watchdog Timer Mode (RST/ $\overline{NMI} = 1$ ) Operation	215
Figure 11.3	Interval Timer Mode Operation	216
Figure 11.4	OVF Flag Set Timing	216
Figure 11.5	Output Timing of RESO signal	217
Figure 11.6	Writing to TCNT and TCSR (WDT_0)	218
Figure 11.7	Conflict between TCNT Write and Increment	219
Figure 11.8	Sample Circuit for Resetting System by RESO Signal	220

#### Section 12 Serial Communication Interface (SCI)

Figure 12.1	Block Diagram of SCI	222
Figure 12.2	Data Format in Asynchronous Communication (Example with 8-Bit Data,	
	Parity, Two Stop Bits)	237
Figure 12.3	Receive Data Sampling Timing in Asynchronous Mode	239
Figure 12.4	Relation between Output Clock and Transmit Data Phase	
	(Asynchronous Mode)	240
Figure 12.5	Sample SCI Initialization Flowchart	241
Figure 12.6	Example of SCI Transmit Operation in Asynchronous Mode	
	(Example with 8-Bit Data, Parity, One Stop Bit)	242
Figure 12.7	Sample Serial Transmission Flowchart	243

Rev. 2.00 Mar 21, 2006 page xxix of xxxviii

Figure 12.8	Example of SCI Receive Operation in Asynchronous Mode	
	(Example with 8-Bit Data, Parity, One Stop Bit)	244
Figure 12.9	Sample Serial Reception Flowchart (1)	246
Figure 12.9	Sample Serial Reception Flowchart (2)	247
Figure 12.10	Example of Communication Using Multiprocessor Format	
	(Transmission of Data H'AA to Receiving Station A)	249
Figure 12.11	Sample Multiprocessor Serial Transmission Flowchart	250
Figure 12.12	Example of SCI Receive Operation (Example with 8-Bit Data,	
	Multiprocessor Bit, One Stop Bit)	251
Figure 12.13	Sample Multiprocessor Serial Reception Flowchart (1)	252
Figure 12.13	Sample Multiprocessor Serial Reception Flowchart (2)	253
Figure 12.14	Data Format in Clocked Synchronous Communication (LSB-First)	254
Figure 12.15	Sample SCI Initialization Flowchart	255
Figure 12.16	Example of SCI Transmit Operation in Clocked Synchronous Mode	256
Figure 12.17	Sample Serial Transmission Flowchart	257
Figure 12.18	Example of SCI Receive Operation in Clocked Synchronous Mode	258
Figure 12.19	Sample Serial Reception Flowchart	259
Figure 12.20	Sample Flowchart of Simultaneous Serial Transmission and Reception	261
Figure 12.21	Sample Flowchart for Mode Transition during Transmission	265
Figure 12.22	Pin States during Transmission in Asynchronous Mode (Internal Clock)	265
Figure 12.23	Pin States during Transmission in Clocked Synchronous Mode	
	(Internal Clock)	266
Figure 12.24	Sample Flowchart for Mode Transition during Reception	266
Figure 12.25	Switching from SCK Pins to Port Pins	267
Figure 12.26	Prevention of Low Pulse Output at Switching from SCK Pins to Port Pins	267

### Section 13 I<sup>2</sup>C Bus Interface (IIC)

Figure 13.1	Block Diagram of I <sup>2</sup> C Bus Interface	271
Figure 13.2	I <sup>2</sup> C Bus Interface Connections (Example: This LSI as Master) 2	272
Figure 13.3	I <sup>2</sup> C Bus Data Format (I <sup>2</sup> C Bus Format)	297
Figure 13.4	I <sup>2</sup> C Bus Data Format (Serial Format)	297
Figure 13.5	I <sup>2</sup> C Bus Timing	298
Figure 13.6	Sample Flowchart for IIC Initialization	299
Figure 13.7	Sample Flowchart for Operations in Master Transmit Mode 3	300
Figure 13.8	Example of Operation Timing in Master Transmit Mode ( $MLS = WAIT = 0$ ) 30	02
Figure 13.9	Example of Stop Condition Issuance Operation Timing in Master	
	Transmit Mode (MLS = WAIT = 0)	303
Figure 13.10	Sample Flowchart for Operations in Master Receive Mode (HNDS = 1)	304
Figure 13.11	Example of Operation Timing in Master Receive Mode ( $MLS = WAIT = 0$ ,	
	HNDS = 1)	306

Rev. 2.00 Mar 21, 2006 page xxx of xxxviii

Figure 13.12	
	Receive Mode (MLS = WAIT = 0, HNDS = 1)
Figure 13.13	Sample Flowchart for Operations in Master Receive Mode
	(Receiving Multiple Bytes) (WAIT = 1)
Figure 13.14	Sample Flowchart for Operations in Master Receive Mode
	(Receiving a Single Byte) (WAIT = 1)
Figure 13.15	Example of Master Receive Mode Operation Timing
	(MLS = ACKB = 0, WAIT = 1)
Figure 13.16	Example of Stop Condition Issuance Timing in Master Receive Mode
	(MLS = ACKB = 0, WAIT = 1)
Figure 13.17	Sample Flowchart for Operations in Slave Receive Mode (HNDS = 1)
Figure 13.18	Example of Slave Receive Mode Operation Timing (1) (MLS = 0, HNDS = 1). 314
Figure 13.19	Example of Slave Receive Mode Operation Timing (2) (MLS = 0, HNDS = 1). 315
Figure 13.20	Sample Flowchart for Operations in Slave Receive Mode (HNDS = 0)
Figure 13.21	Example of Slave Receive Mode Operation Timing (1)
	(MLS = ACKB = 0, HNDS = 0)
Figure 13.22	Example of Slave Receive Mode Operation Timing (2)
	(MLS = ACKB = 0, HNDS = 0)
Figure 13.23	Sample Flowchart for Slave Transmit Mode
Figure 13.24	Example of Slave Transmit Mode Operation Timing (MLS = 0)
Figure 13.25	IRIC Setting Timing and SCL Control (1)
Figure 13.26	IRIC Setting Timing and SCL Control (2)
Figure 13.27	IRIC Setting Timing and SCL Control (3)
Figure 13.28	Block Diagram of Noise Canceler
Figure 13.29	Notes on Reading Master Receive Data
Figure 13.30	Flowchart for Start Condition Issuance Instruction for Retransmission
	and Timing
Figure 13.31	Stop Condition Issuance Timing
Figure 13.32	IRIC Flag Clear Timing on WAIT Operation
Figure 13.33	IRIC Flag Clearing Timing When WAIT = 1
Figure 13.34	ICDR Read and ICCR Access Timing in Slave Transmit Mode
Figure 13.35	TRS Bit Set Timing in Slave Mode
Figure 13.36	Diagram of Erroneous Operation when Arbitration is Lost

### Section 14 Keyboard Buffer Controller

Figure 1	14.1	Block Diagram of Keyboard Buffer Controller	339
Figure 1	14.2	Keyboard Buffer Controller Connection	340
Figure 1	14.3	Sample Receive Processing Flowchart	345
Figure 1	14.4	Receive Timing	346
Figure 1	14.5 (1)	Sample Transmit Processing Flowchart	347

Rev. 2.00 Mar 21, 2006 page xxxi of xxxviii

Figure 1	14.5 (2	) Sample Transmit Processing Flowchart	348
Figure 1	14.6	Transmit Timing	348
Figure 1	14.7 (1	) Sample Receive Abort Processing Flowchart	349
Figure 1	14.7 (2	) Sample Receive Abort Processing Flowchart	350
Figure 1	14.8	Receive Abort and Transmit Start (Transmission/Reception Switchover)	
		Timing	350
Figure 1	14.9	KCLKI and KDI Read Timing	351
Figure 1	14.10	KCLKO and KDO Write Timing	352
Figure 1	14.11	KBF Setting and KCLK Automatic I/O Inhibit Generation Timing	353
Figure 1	14.12	Receive Counter and KBBR Data Load Timing	354
Figure 1	14.13	Example of KCLK Input Fall Interrupt Operation	355
Figure 1	14.14	KBIOE Setting and KCLK Falling Edge Detection Timing	356

### Section 15 Host Interface LPC Interface (LPC)

Figure 15.1	Block Diagram of LPC	358
Figure 15.2	Typical LFRAME Timing	392
Figure 15.3	Abort Mechanism	392
Figure 15.4	GA20 Output	394
Figure 15.5	Power-Down State Termination Timing	399
Figure 15.6	SERIRQ Timing	400
Figure 15.7	Clock Start Request Timing	402
Figure 15.8	HIRQ Flowchart (Example of Channel 1)	405

### Section 17 ROM

Figure 17.1	Block Diagram of Flash Memory	410
Figure 17.2	Flash Memory State Transitions	411
Figure 17.3	Boot Mode	412
Figure 17.4	User Program Mode (Example)	413
Figure 17.5	Flash Memory Block Configuration	414
Figure 17.6	On-Chip RAM Area in Boot Mode	423
Figure 17.7	ID Code Area	423
Figure 17.8	Programming/Erasing Flowchart Example in User Program Mode	424
Figure 17.9	Program/Program-Verify Flowchart	426
Figure 17.10	Erase/Erase-Verify Flowchart	428
Figure 17.11	Memory Map in Programmer Mode	431

#### Section 18 Clock Pulse Generator

Figure 18.1	Block Diagram of Clock Pulse Generator	433
Figure 18.2	Typical Connection to Crystal Resonator	434
Figure 18.3	Equivalent Circuit of Crystal Resonator	434

Figure 18.4	Example of External Clock Input 435
Figure 18.5	External Clock Input Timing
Figure 18.6	Timing of External Clock Output Stabilization Delay Time
Figure 18.7	Subclock Input Timing
Figure 18.8	Note on Board Design of Oscillator Circuit Section
G (* 10 1	
	Power-Down Modes
Figure 19.1	Mode Transition Diagram
Figure 19.2	Medium-Speed Mode Timing
Figure 19.3	Application Example in Software Standby Mode 452
Figure 19.4	Hardware Standby Mode Timing
Section 21	Electrical Characteristics
Figure 21.1	Darlington Pair Drive Circuit (Example)
Figure 21.2	LED Drive Circuit (Example)
Figure 21.3	Output Load Circuit
Figure 21.4	Connection of VCL Capacitor
Figure 21.5	System Clock Timing 501
Figure 21.6	Oscillation Settling Timing
Figure 21.7	Oscillation Setting Timing (Exiting Software Standby Mode) 502
Figure 21.8	Reset Input Timing 503
Figure 21.9	Interrupt Input Timing
Figure 21.10	I/O Port Input/Output Timing 504
Figure 21.11	FRT Input/Output Timing 504
Figure 21.12	FRT Clock Input Timing 505
Figure 21.13	8-Bit Timer Output Timing 505
Figure 21.14	8-Bit Timer Clock Input Timing 505
Figure 21.15	8-Bit Timer Reset Input Timing 505
Figure 21.16	PWMX Output Timing 506
Figure 21.17	SCK Clock Input Timing 506
Figure 21.18	SCI Input/Output Timing (Synchronous Mode) 506
Figure 21.19	A/D Converter External Trigger Input Timing 506
Figure 21.20	Keyboard Buffer Controller Timing 507
Figure 21.21	I <sup>2</sup> C Bus Interface Input/Output Timing 508
Figure 21.22	Host Interface (LPC) Timing 508
Figure 21.23	Tester Measurement Condition 509

### Appendix C Package Dimensions

Figure C.1	Package Dimensions (FP-100B)	513
Figure C.2	Package Dimensions (TFP-100B)	514

Rev. 2.00 Mar 21, 2006 page xxxiii of xxxviii

# Tables

Section 1	Overview	
Table 1.1	Pin Functions in Each Operating Mode	4
Table 1.2	Pin Functions	9
Section 2	CPU	
Table 2.1	Instruction Classification	27
Table 2.2	Operation Notation	28
Table 2.3	Data Transfer Instructions	29
Table 2.4	Arithmetic Operations Instructions (1)	30
Table 2.4	Arithmetic Operations Instructions (2)	31
Table 2.5	Logic Operations Instructions	32
Table 2.6	Shift Instructions	32
Table 2.7	Bit Manipulation Instructions (1)	33
Table 2.7	Bit Manipulation Instructions (2)	34
Table 2.8	Branch Instructions	35
Table 2.9	System Control Instructions	36
Table 2.10	Block Data Transfer Instructions	37
Table 2.11	Addressing Modes	38
Table 2.12	Absolute Address Access Ranges	40
Table 2.13	Effective Address Calculation (1)	42
Table 2.13	Effective Address Calculation (2)	43
Section 3	MCU Operating Modes	
Table 3.1	MCU Operating Mode Selection	49
14010 011		.,
Section 4	Exception Handling	
Table 4.1	Exception Types and Priority	57
Table 4.2	Exception Handling Vector Table	58
Table 4.3	Status of CCR after Trap Instruction Exception Handling	61
Section 5	Interrupt Controller	
Table 5.1	Pin Configuration	65
Table 5.2	Correspondence between Interrupt Source and ICR	66
Table 5.3	Interrupt Sources, Vector Addresses, and Interrupt Priorities	75
Table 5.4	Interrupt Control Modes	77
Table 5.5	Interrupt Response Times	83
Table 5.6	Number of States in Interrupt Handling Routine Execution Status	83
	1 Ç	

#### Section 7 I/O Ports

Table 7.1	Port Functions of H8S/2110B	92
Table 7.2	Input Pull-Up MOS States (Port 1)	96
Table 7.3	Input Pull-Up MOS States (Port 2)	98
Table 7.4	Input Pull-Up MOS States (Port 3)	101
Table 7.5	Input Pull-Up MOS States (Port 6)	112
Table 7.6	Input Pull-Up MOS States (Port A)	126
Table 7.7	Input Pull-Up MOS States (Port B)	129

#### Section 8 14-Bit PWM Timer (PWMX)

Table 8.1	Pin Configuration	132
Table 8.2	Read and Write Access Methods for 16-Bit Registers	137
Table 8.3	Settings and Operation (Examples When $\phi = 10 \text{ MHz}$ )	139
Table 8.4	Position of Pulse to Be Added to Basic Pulse with 14-Bit Conversion Accuracy	
	(CFS = 1)	143
Table 8.5	Position of Pulse to Be Added to Basic Pulse with 12-Bit Conversion Accuracy	
	(CFS = 1)	144
Table 8.6	Position of Pulse to Be Added to Basic Pulse with 10-Bit Conversion Accuracy	
	(CFS = 1)	145
Table 8.6	Position of Pulse to Be Added to Basic Pulse with 10-Bit Conversion Accuracy	

### Section 9 16-Bit Free-Running Timer (FRT)

Table 9.1	Pin Configuration	149
Table 9.2	FRT Interrupt Sources	166
Table 9.3	Switching of Internal Clock and FRC Operation	171

#### Section 10 8-Bit Timer (TMR)

Pin Configuration	177
Clock Input to TCNT and Count Condition (1)	181
Clock Input to TCNT and Count Condition (2)	182
Registers Accessible by TMR_X/TMR_Y	191
Input Capture Signal Selection	200
Interrupt Sources of 8-Bit Timers TMR_0, TMR_1, TMR_Y, and TMR_X	201
Timer Output Priorities	203
Switching of Internal Clocks and TCNT Operation	204
	Clock Input to TCNT and Count Condition (1) Clock Input to TCNT and Count Condition (2) Registers Accessible by TMR_X/TMR_Y Input Capture Signal Selection Interrupt Sources of 8-Bit Timers TMR_0, TMR_1, TMR_Y, and TMR_X Timer Output Priorities

#### Section 11 Watchdog Timer (WDT)

Table 11.1	Pin Configuration	209
Table 11.2	WDT Interrupt Source	217

Rev. 2.00 Mar 21, 2006 page xxxv of xxxviii

#### Section 12 Serial Communication Interface (SCI)

Table 12.1	Pin Configuration	223
Table 12.2	Relationships between N Setting in BRR and Bit Rate B	
Table 12.3	BRR Settings for Various Bit Rates (Asynchronous Mode) (1)	233
Table 12.3	BRR Settings for Various Bit Rates (Asynchronous Mode) (2)	234
Table 12.4	Maximum Bit Rate for Each Frequency (Asynchronous Mode)	235
Table 12.5	Maximum Bit Rate with External Clock Input (Asynchronous Mode)	235
Table 12.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode)	236
Table 12.7	Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)	236
Table 12.8	Serial Transfer Formats (Asynchronous Mode)	238
Table 12.9	SSR Status Flags and Receive Data Handling	245
Table 12.10	SCI Interrupt Sources	262

### Section 13 I<sup>2</sup>C Bus Interface (IIC)

Table 13.2Communication Format.276Table 13.3I²C Transfer Rate279Table 13.4Flags and Transfer States (Master Mode)285Table 13.5Flags and Transfer States (Slave Mode)286Table 13.6I²C Bus Data Format Symbols298Table 13.7IIC Interrupt Sources327Table 13.8I²C Bus Timing (SCL and SDA Outputs)328Table 13.9Permissible SCL Rise Time ( $t_{sr}$ ) Values328Table 13.10I²C Bus Timing (with Maximum Influence of $t_{sr}/t_{sr}$ )330	Table 13.1	Pin Configuration	272
Table 13.4Flags and Transfer States (Master Mode)285Table 13.5Flags and Transfer States (Slave Mode)286Table 13.6I²C Bus Data Format Symbols298Table 13.7IIC Interrupt Sources327Table 13.8I²C Bus Timing (SCL and SDA Outputs)328Table 13.9Permissible SCL Rise Time (t <sub>st</sub> ) Values328	Table 13.2	Communication Format	276
Table 13.5Flags and Transfer States (Slave Mode)286Table 13.6I²C Bus Data Format Symbols298Table 13.7IIC Interrupt Sources327Table 13.8I²C Bus Timing (SCL and SDA Outputs)328Table 13.9Permissible SCL Rise Time (t <sub>st</sub> ) Values328	Table 13.3	I <sup>2</sup> C Transfer Rate	279
Table 13.6I²C Bus Data Format Symbols298Table 13.7IIC Interrupt Sources327Table 13.8I²C Bus Timing (SCL and SDA Outputs)328Table 13.9Permissible SCL Rise Time (ts) Values328	Table 13.4	Flags and Transfer States (Master Mode)	285
Table 13.7IIC Interrupt Sources327Table 13.8I²C Bus Timing (SCL and SDA Outputs)328Table 13.9Permissible SCL Rise Time (ts) Values328	Table 13.5	Flags and Transfer States (Slave Mode)	286
Table 13.8I²C Bus Timing (SCL and SDA Outputs)	Table 13.6	I <sup>2</sup> C Bus Data Format Symbols	298
Table 13.9   Permissible SCL Rise Time (t <sub>s</sub> ) Values   328	Table 13.7	IIC Interrupt Sources	327
- 31	Table 13.8	I <sup>2</sup> C Bus Timing (SCL and SDA Outputs)	328
Table 13.10 I <sup>2</sup> C Bus Timing (with Maximum Influence of $t_{sr}/t_{sf}$ )	Table 13.9	Permissible SCL Rise Time (t <sub>sr</sub> ) Values	328
	Table 13.10	$I^2C$ Bus Timing (with Maximum Influence of $t_{sr}/t_{sf})$	330

### Section 14 Keyboard Buffer Controller

Table 14.1	Pin Configuration	340
------------	-------------------	-----

#### Section 15 Host Interface LPC Interface (LPC)

Table 15.1	Pin Configuration	359
Table 15.2	Register Selection	372
Table 15.3	GA20 (P81) Set/Clear Timing	393
Table 15.4	Fast A20 Gate Output Signals	395
Table 15.5	Scope of Host Interface Pin Shutdown	397
Table 15.6	Scope of Initialization in Each Host Interface Mode	398
Table 15.7	Frame Configuration of Serial Interrupt Transfer Cycle	401
Table 15.8	Receive Complete Interrupts and Error Interrupt	403
Table 15.9	HIRQ Setting and Clearing Conditions	404
Table 15.10	Host Address Example	406

### Section 17 ROM

Section 18	Clock Pulse Generator	
	Is Possible	423
Table 17.6	System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate	
Table 17.5	Boot Mode Operation	422
Table 17.4	On-Board Programming Mode Settings	419
Table 17.3	Operating Modes and ROM	419
Table 17.2	Pin Configuration	415
Table 17.1	Differences between Boot Mode and User Program Mode	411

Table 18.1	Damping Resistance Values	434
Table 18.2	Crystal Resonator Parameters	435
Table 18.3	External Clock Input Conditions	436
Table 18.4	External Clock Output Stabilization Delay Time	437
Table 18.5	Subclock Input Conditions	438

#### Section 19 Power-Down Modes

Table 19.1	Operating Frequency and Wait Time	443
Table 19.2	LSI Internal States in Each Operating Mode	448

### Section 21 Electrical Characteristics

Table 21.1	Absolute Maximum Ratings	487
Table 21.2	DC Characteristics (1)	488
Table 21.2	DC Characteristics (2)	490
Table 21.2	DC Characteristics (3) When LPC Function Is Used	491
Table 21.3	Permissible Output Currents	491
Table 21.4	Bus Drive Characteristics	493
Table 21.5	Clock Timing	494
Table 21.6	Control Signal Timing	495
Table 21.7	Timing of On-Chip Peripheral Modules	496
Table 21.8	Keyboard Buffer Controller Timing	497
Table 21.9	I <sup>2</sup> C Bus Timing	497
Table 21.10	LPC Module Timing	498
Table 21.11	Flash Memory Characteristics	499

### Appendix A I/O Port States in Each Processing State

Table A.1         I/O Port States in Each Processing State         51	1
---	---

Rev. 2.00 Mar 21, 2006 page xxxvii of xxxviii

Rev. 2.00 Mar 21, 2006 page xxxviii of xxxviii



# Section 1 Overview

### 1.1 Features

- High-speed H8S/2000 central processing unit with an internal 16-bit architecture Upward-compatible with H8/300 and H8/300H CPUs on an object level Sixteen 16-bit general registers
   65 basic instructions
- Various peripheral function

  H-bit PWM timer (PWMX)
  bit free-running timer (FRT)
  bit timer (TMR)

  Watchdog timer (WDT)
  Asynchronous or clocked synchronous serial communication interface (SCI)
  I<sup>2</sup>C bus interface (IIC)
  Keyboard buffer controller
  Host interface LPC interface (LPC)
  Clock pulse generator
- On-chip memory

ROM	Model	ROM	RAM	Remarks
F-ZTAT Version	HD64F2110BV	64 kbytes	2 kbytes	

• General I/O ports

I/O pins: 82

- Supports various power-down states
- Compact package

Product	Package	Code	Body Size	Pin Pitch
H8S/2110B	QFP-100B	FP-100B	$16.0\times16.0~\text{mm}$	0.5 mm
	TQFP-100B	TFP-100B		

# Renesas

# 1.2 Block Diagram




Figure 1.1 Internal Block Diagram of H8S/2110B

### **1.3** Pin Arrangement and Functions

### **1.3.1** Pin Arrangement




Figure 1.2 Pin Arrangement of H8S/2110B

#### Section 1 Overview

### **1.3.2** Pin Fuctions in Each Operating Mode

### Table 1.1 Pin Functions in Each Operating Mode

Pin Name			
Single-Chip Modes			
Mode 2, Mode 3 (EXPE = 0)	Flash Memory Programmer Mode		
RES	RES		
XTAL	XTAL		
EXTAL	EXTAL		
VCCB	VCC		
MD1	VSS		
MD0	VSS		
NMI	FA9		
STBY	VCC		
VCL	VCC		
PA7/KIN15/PS2CD	NC		
PA6/KIN14/PS2CC	NC		
P52/ExSCK1*1/SCL0	NC		
P51/ExRxD1 <sup>*1</sup>	FA17		
P50/ExTxD1 <sup>*1</sup>	NC		
VSS	VSS		
P97/SDA0	VCC		
P96/ø/EXCL	NC		
P95	FA16		
P94	FA15		
PA5/KIN13/PS2BD	NC		
PA4/KIN12/PS2BC	NC		
	Mode 2, Mode 3 (EXPE = 0)           RES           XTAL           EXTAL           VCCB           MD1           MD0           NMI           STBY           VCL           PA7/KIN15/PS2CD           PA6/KIN14/PS2CC           P52/ExSCK1*1/SCL0           P51/ExRxD1*1           P50/ExTxD1*1           VSS           P97/SDA0           P96/\pEXCL           P94           PA5/KIN13/PS2BD		

	Pin Name		
Pin No.	Single-Chip Modes		
FP-100B TFP-100B	Mode 2, Mode 3 (EXPE = 0)	Flash Memory Programmer Mode	
22	P93	WE	
23	P92/IRQ0	VSS	
24	P91/IRQ1	VCC	
25	P90/IRQ2	VCC	
26	P60/FTCI/KIN0/TMIX	NC	
27	P61/FTOA/KIN1	NC	
28	P62/FTIA/KIN2/TMIY	NC	
29	P63/FTIB/KIN3	NC	
30 (B)	PA3/KIN11/PS2AD	NC	
31 (B)	PA2/KIN10/PS2AC	NC	
32	P64/FTIC/KIN4	NC	
33	P65/FTID/KIN5	NC	
34	P66/FTOB/KIN6/IRQ6	NC	
35	P67/TMOX/KIN7/IRQ7	VSS	
36	VCC	VCC	
37	VCC	VCC	
38	P70 <sup>*2</sup>	NC	
39	P71 <sup>*2</sup>	NC	
40	P72 <sup>*2</sup>	NC	
41	P73* <sup>2</sup>	NC	

	Pin Name		
Pin No.	Single-Chip Modes		
FP-100B TFP-100B	Mode 2, Mode 3 (EXPE = 0)	Flash Memory Programmer Mode	
42	P74* <sup>2</sup>	NC	
43	P75* <sup>2</sup>	NC	
44	P76* <sup>2</sup> /TMOY* <sup>1</sup>	NC	
45	P77 <sup>*2</sup> /ExTMOX <sup>*1</sup>	NC	
46	VSS	VSS	
47 (B)	PA1/KIN9	NC	
48 (B)	PA0/KIN8	NC	
49	P40/TMCI0	NC	
50	P41/TMO0	NC	
51 (N)	P42/TMRI0/SDA1	NC	
52	P43/TMCI1	NC	
53	P44/TMO1	NC	
54	P45/TMRI1	NC	
55	P46/PWX0	NC	
56	P47/PWX1	NC	
57	PB7/WUE7	NC	
58	PB6/WUE6	NC	
59	VCC	VCC	
60	P27	CE	
61	P26	FA14	
62	P25	FA13	
63	P24	FA12	
64	P23	FA11	

	Pin Name		
Pin No.	Single-Chip Modes		
FP-100B TFP-100B	Mode 2, Mode 3 (EXPE = 0)	Flash Memory Programmer Mode	
65	P22	FA10	
66	P21	ŌĒ	
67	P20	FA8	
68	PB5/WUE5	NC	
69	PB4/WUE4	NC	
70	VSS	VSS	
71	VSS	VSS	
72	P17	FA7	
73	P16	FA6	
74	P15	FA5	
75	P14	FA4	
76	P13	FA3	
77	P12	FA2	
78	P11	FA1	
79	P10	FA0	
80	PB3/WUE3	NC	
81	PB2/WUE2	NC	
82	P30/LAD0	FO0	
83	P31/LAD1	FO1	
84	P32/LAD2	FO2	
85	P33/LAD3	FO3	
86	P34/LFRAME	FO4	
87	P35/LRESET	FO5	
88	P36/LCLK	FO6	
89	P37/SERIRQ	FO7	
90	PB1/WUE1/LSCI	NC	
91	PB0/WUE0/LSMI	NC	

	Pin Name		
Pin No.	Single-Chip Modes		
FP-100B TFP-100B	Mode 2, Mode 3 (EXPE = 0)	Flash Memory Programmer Mode	
92	VSS	VSS	
93	P80/PME	NC	
94	P81/GA20	NC	
95	P82/CLKRUN	NC	
96	P83/LPCPD	NC	
97	P84/IRQ3/TxD1	NC	
98	P85/IRQ4/RxD1	NC	
99 (N)	P86/IRQ5/SCK1/SCL1	NC	
100	RESO	NC	

Notes: The (B) in Pin No. means the VCCB drive and the (N) in Pin No. means the NMOS pushpull/open-drain drive.

1. The program development tool (emulator) does not support this function.

2. The program development tool (emulator) does not support the output.



### 1.3.3 Pin Functions

#### Table 1.2Pin Functions

		Pin No.		
Туре	Symbol	FP-100B, TFP-100B	- I/O	Name and Function
Power	VCC	36, 37, 59	Input	Power supply pin. Connect the pin to the system power supply.
	VCL	9	Input	Power supply pin. Connect the pin to VCC.
	VCCB	4	Input	The power supply for the port A input/output buffer.
_	VSS	15, 46, 70, 71, 92	Input	Ground pin. Connect to the system power supply (0 V).
Clock	XTAL	2	Input	Pins for connection to crystal resonators. The EXTAL
	EXTAL	3	Input	pin can also input an external clock.
				See section 18, Clock Pulse Generator, for typical connection diagrams.
	φ	17	Output	Supplies the system clock to external devices.
	EXCL	17	Input	Input a 32.768 kHz external subclock.
Operating mode control	MD1 MD0	5 6	Input	These pins set the operating mode. These pins should not be changed while the MCU is operating.
System	RES	1	Input	Reset pin.
control				When this pin becomes low, the chip is reset.
	RESO	100	Output	Outputs a reset signal to external device.
	STBY	8	Input	When this pin is driven low, a transition is made to hardware standby mode.
Interrupt signals	NMI	7	Input	Input pin for a nonmaskable interrupt request.
	IRQ0 to IRQ7	23 to 25, 97 to 99, 34, 35	Input	These pins request a maskable interrupt.
16-bit	FTCI	26	Input	The counter clock input pin.
free- running	FTOA	27	Output	The output compare A output pin.
timer	FTOB	34	Output	The output compare B output pin.
(FRT)	FTIA	28	Input	The input capture A input pin.

		Pin No.	_	
Туре	Symbol	FP-100B, TFP-100B	I/O	Name and Function
16-bit	FTIB	29	Input	The input capture B input pin.
free- running	FTIC	32	Input	The input capture C input pin.
timer (FRT)	FTID	33	Input	The input capture D input pin.
8-bit timer	TMO0	50	Output	The waveform output pins for the output compare
(TMR_0,	TMO1	53		function.
TMR_1,	TMOX	35		
TMR_X, TMR_Y)	ExTMOX <sup>*1</sup> TMOY <sup>*1</sup>	45 44		
	TMCI0	49	Input	Input pins for the external clock input to counters.
	TMCI1	52		
	TMRI0	51	Input	The counter reset input pins.
	TMRI1	54		
8-bit timer		26	Input	The counter event input and counter reset input pins.
(TMR_X, TMR_Y)	TMIY	28		
14-bit	PWX0	55	Output	PWM D/A pulse output pins.
PWM	PWX1	56		
timer (PWMX)				
Serial	ExTxD1 <sup>*1</sup>	14	Output	Transmit data output pins.
communi-	TxD1	97		
cation interface	ExRxD1*1	13	Input	Receive data input pins.
(SCI_1)	RxD1	98		
(00:_!)	ExSCK1*1	12	Input/	Clock input/output pins.
	SCK1	99	Output	The output type is NMOS push-pull.
Keyboard		31	Input/	Keyboard buffer controller synchronization clock
buffer	PS2BC	21	Output	input/output pins.
controller	PS2CC	11		
	PS2AD	30	Input/	Keyboard buffer controller data input/output pins.
	PS2BD	20	Output	
	PS2CD	10		

Туре	Symbol	Pin No. FP-100B, TFP-100B	- I/O	Name and Function
Host interface	LAD3 to LAD0	85 to 82	Input/ Output	LPC command, address, and data input/output pins.
(LPC)	LFRAME	86	Input	Input pin that indicates the start of an LPC cycle or forced termination of an abnormal LPC cycle.
	LRESET	87	Input	Input pin that indicates an LPC reset.
	LCLK	88	Input	The LPC clock input pin.
	SERIRQ	89	Input/ Output	Input/output pin for LPC serialized host interrupts (HIRQ1, SMI, HIRQ6, HIRQ9 to HIRQ12).
	LSCI, LSMI, PME	90, 91, 93	Input/ Output	LPC auxiliary output pins. Functionally, they are general I/O ports.
	GA20	94	Input/ Output	A20 gate control signal output pin. Output state monitoring input is possible.
	CLKRUN	95	Input/ Output	Input/output pin that requests the start of LCLK operation when LCLK is stopped.
	LPCPD	96	Input	Input pin that controls LPC module shutdown.
Keyboard buffer controller	KIN0 to KIN15	26 to 29, 32 to 35, 48, 47, 31, 30, 21, 20, 11, 10	Input	Matrix keyboard input pins. KIN0 to KIN15 are used as key-scan inputs, and P10 to P17 and P20 to P27 are used as key-scan outputs. This allows a maximum 16-output $\times$ 16-input, 256-key matrix to be configured.
	WUE0 to WUE7	91, 90, 81, 80, 69, 68, 58, 57	Input	Wakeup event input pins. These pins allow the same kind of wakeup as key-wakeup from various sources.
I <sup>2</sup> C bus interface	SCL0 SCL1	12 99	Input/ Output	I <sup>2</sup> C clock I/O pins. The output type is NMOS open-drain output.
(IIC)	SDA0 SDA1	16 51	Input/ Output	I <sup>2</sup> C data I/O pins. The output type is NMOS open-drain output.

		Pin No.	-	
Туре	Symbol	FP-100B, TFP-100B	I/O	Name and Function
I/O ports	P17 to P10	72 to 79	Input/ Output	Eight input/output pins.
	P27 to P20	60 to 67	Input/ Output	Eight input/output pins.
	P37 to P30	89 to 82	Input/ Output	Eight input/output pins.
	P47 to P40	56 to 49	Input/	Eight input/output pins.
			Output	(The output type of P42 is NMOS push-pull.)
	P52 to P50	12 to 14	Input/	Three input/output pins.
			Output	(The output type of P52 is NMOS push-pull.)
	P67 to P60	35 to 32 29 to 26	Input/ Output	Eight input/output pins.
	P77 to P70	45 to 38	Input/ Output <sup>*2</sup>	Eight input/output pins.*2
	P86 to P80	99 to 93	Input/ Output	Seven input/output pins.
				(The output type of P86 is NMOS push-pull.)
	P97 to P90	16 to 19 22 to 25	Input/	Eight input/output pins.
			Output	(The output type of P97 is NMOS push-pull.)
	PA7 to PA0	10, 11, 20, 21, 30, 31, 47, 48		Eight input/output pins.
	PB7 to PB0	57, 58, 68, 69, 80, 81, 90, 91	•	Eight input/output pins.

Notes: 1. The program development tool (emulator) does not support this function.

2. The program development tool (emulator) does not support the output.



# Section 2 CPU

The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control.

This section describes the H8S/2000 CPU. The usable modes and address spaces differ depending on the product. For details on each product, refer to section 3, MCU Operating Modes.

### 2.1 Features

- Upward-compatibility with H8/300 and H8/300H CPUs Can execute H8/300 CPU and H8/300H CPU object programs
- General-register architecture

Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers

- Sixty-five basic instructions 8/16/32-bit arithmetic and logic instructions Multiply and divide instructions Powerful bit-manipulation instructions
- Eight addressing modes Register direct [Rn] Register indirect [@ERn] Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)] Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn] Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32] Immediate [#xx:8, #xx:16, or #xx:32] Program-counter relative [@(d:8,PC) or @(d:16,PC)] Memory indirect [@@aa:8]
- 16-Mbyte address space
   Program: 16 Mbytes
   Data: 16 Mbytes

### Renesas

• High-speed operation

All frequently-used instructions are executed in one or two states

8/16/32-bit register-register add/subtract: 1 state

8 × 8-bit register-register multiply: 12 states (MULXU.B), 13 states (MULXS.B)

16 ÷ 8-bit register-register divide: 12 states (DIVXU.B)

16 × 16-bit register-register multiply: 20 states (MULXU.W), 21 states (MULXS.W)

32 ÷ 16-bit register-register divide: 20 states (DIVXU.W)

• Two CPU operating modes

Normal mode

Advanced mode

 Power-down state Transition to power-down state by SLEEP instruction Selectable CPU clock speed

### 2.1.1 Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are as shown below.

• Register configuration

The MAC register is supported only by the H8S/2600 CPU.

Basic instructions

The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported only by the H8S/2600 CPU.

• The number of execution states of the MULXU and MULXS instructions

	Exe	ecution States
Mnemonic	H8S/2600	H8S/2000
MULXU.B Rs, Rd	3	12
MULXU.W Rs, ERd	4	20
MULXS.B Rs, Rd	4	13
MULXS.W Rs, ERd	5	21
	MULXU.B Rs, Rd MULXU.W Rs, ERd MULXS.B Rs, Rd	MnemonicH8S/2600MULXU.B Rs, Rd3MULXU.W Rs, ERd4MULXS.B Rs, Rd4

In addition, there are differences in address space, CCR and EXR register functions, power-down modes, etc., depending on the model.

#### 2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2000 CPU has the following enhancements.

- More general registers and control registers Eight 16-bit extended registers and one 8-bit control register have been added.
- Expanded address space
   Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
   Advanced mode supports a maximum 16-Mbyte address space.
- Enhanced addressing

The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.

• Enhanced instructions

Addressing modes of bit-manipulation instructions have been enhanced.

Signed multiply and divide instructions have been added.

Two-bit shift and two-bit rotate instructions have been added.

Instructions for saving and restoring multiple registers have been added.

A test and set instruction has been added.

• Higher speed

Basic instructions are executed twice as fast.

### 2.1.3 Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancements.

- Additional control register One 8-bit control register has been added.
- Enhanced instructions

Addressing modes of bit-manipulation instructions have been enhanced.

Two-bit shift and two-bit rotate instructions have been added.

Instructions for saving and restoring multiple registers have been added.

A test and set instruction has been added.

• Higher speed Basic instructions are executed twice as fast.

# Renesas

# 2.2 CPU Operating Modes

The H8S/2000 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte address space. The mode is selected by the LSI's mode pins.

### 2.2.1 Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU in normal mode.

Address space

Linear access to a maximum address space of 64 kbytes is possible.

• Extended registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers.

When extended register En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. (If general register Rn is referenced in the register indirect addressing mode with pre-decrement (@–Rn) or post-increment (@Rn+) and a carry or borrow occurs, the value in the corresponding extended register (En) will be affected.)

Instruction set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

Exception vector table and memory indirect branch addresses

In normal mode, the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits. The exception vector table in normal mode is shown in figure 2.1. For details on the exception vector table, see section 4, Exception Handling. The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode, the operand is a 16-bit (word) operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'00FF. Note that this area is also used for the exception vector table.

• Stack structure

In normal mode, when the program counter (PC) is pushed onto the stack in a subroutine call in normal mode, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.2. The extended control register (EXR) is not pushed onto the stack. For details, see section 4, Exception Handling.






Figure 2.1 Exception Vector Table (Normal Mode)





#### 2.2.2 Advanced Mode

Address space

Linear access to a maximum address space of 16 Mbytes is possible.

• Extended registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers. They can also be used as the upper 16-bit segments of 32-bit registers or address registers.

• Instruction set

All instructions and addressing modes can be used.

• Exception vector table and memory indirect branch addresses

In advanced mode, the top area starting at H'00000000 is allocated to the exception vector table in 32-bit units. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (see figure 2.3). For details on the exception vector table, see section 4, Exception Handling.




Figure 2.3 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode, the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the top area of this range is also used for the exception vector table.

Stack structure

In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC and condition-code register (CCR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.4. The extended control register (EXR) is not pushed onto the stack. For details, see section 4, Exception Handling.




Figure 2.4 Stack Structure in Advanced Mode

### 2.3 Address Space

Figure 2.5 shows a memory map of the H8S/2000 CPU. The H8S/2000 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode. The usable modes and address spaces differ depending on the product. For details on each product, refer to section 3, MCU Operating Modes.




Figure 2.5 Memory Map

# Renesas

### 2.4 Register Configuration

The H8S/2000 CPU has the internal registers shown in figure 2.6. There are two types of registers: general registers and control registers. Control registers are a 24-bit program counter (PC), an 8-bit extended control register (EXR), and an 8-bit condition code register (CCR).

	15	0 7	0 7
ER0	E0	R0H	R0L
ER1	E1	R1H	R1L
ER2	E2	R2H	R2L
ER3	E3	R3H	R3L
ER4	E4	R4H	R4L
ER5	E5	R5H	R5L
ER6	E6	R6H	R6L
ER7 (SP)	E7	R7H	R7L
		CC	7 6 5 4 3 2 1 R I UI H U N Z V
	nd:		

Figure 2.6 CPU Internal Registers

#### 2.4.1 General Registers

The H8S/2000 CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.7 illustrates the usage of the general registers.

When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

When the general registers are used as 16-bit registers, the ER registers are divided into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

The usage of each register can be selected independently.

General register ER7 has the function of the stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.8 shows the stack.




Figure 2.7 Usage of General Registers

### Renesas




Figure 2.8 Stack

### 2.4.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched for read, the least significant PC bit is regarded as 0.)

### 2.4.3 Extended Control Register (EXR)

EXR does not affect operation in this LSI.

Bit	Bit Name	Initial Value	R/W	Description
7	Т	0	R/W	Trace Bit
				Does not affect operation in this LSI.
6 to 3	_	All 1	_	Reserved
				These bits are always read as 1.
2 to 0	12	1	R/W	Interrupt Mask Bits 2 to 0
	11	1	R/W	Do not affect operation in this LSI.
_	10	1	R/W	

### 2.4.4 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

Bit	Bit Name	Initial Value	R/W	Description
7		1	R/W	Interrupt Mask Bit
				Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence. For details, refer to section 5, Interrupt Controller.
6	UI	Undefined	R/W	User Bit or Interrupt Mask Bit
				Can be written to and read from by software using the LDC, STC, ANDC, ORC, and XORC instructions.
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written to and read from by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	Ν	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 otherwise.
0	С	Undefined	R/W	Carry Flag
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by
				Add instructions, to indicate a carry
				Subtract instructions, to indicate a borrow
				Shift and rotate instructions, to indicate a carry
				The carry flag is also used as a bit accumulator by bit manipulation instructions.

#### 2.4.5 Initial Register Values

The program counter (PC) among CPU internal registers is initialized when reset exception handling loads a start address from a vector table. The trace (T) bit in EXR is cleared to 0, and the interrupt mask (I) bits in CCR and EXR are set to 1. The other CCR bits and the general registers are not initialized. Note that the stack pointer (ER7) is undefined. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.


### 2.5 Data Formats

The H8S/2000 CPU can process 1-bit, 4-bit BCD, 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

#### 2.5.1 General Register Data Formats

Data Type Register Number Data Image 6 5 4 3 2 1:0 Don't care 7 1-bit data RnH 1-bit data Don't care 7 6 5 4 3 2 RnL 4 3 C 4-bit BCD data Upper Lower Don't care RnH 4 3 4-bit BCD data RnL Don't care Upper Lower Byte data RnH Don't care MSB LSB RnL Byte data Don't care MSB LSB

Figure 2.9 shows the data formats of general registers.



Rev. 2.00 Mar 21, 2006 page 24 of 518 REJ09B0299-0200




Figure 2.9 General Register Data Formats (2)

### 2.5.2 Memory Data Formats

Figure 2.10 shows the data formats in memory. The H8S/2000 CPU can access word data and longword data in memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.

When SP (ER7) is used as an address register to access the stack, the operand size should be word size or longword size.




Figure 2.10 Memory Data Formats

### 2.6 Instruction Set

The H8S/2000 CPU has 65 types of instructions. The instructions are classified by function as shown in table 2.1.



Function	Instructions	Size	Types
Data transfer	MOV	B/W/L	5
	POP <sup>*1</sup> , PUSH <sup>*1</sup>	W/L	_
	LDM <sup>*5</sup> , STM <sup>*5</sup>	L	_
	MOVFPE <sup>*3</sup> , MOVTPE <sup>*3</sup>	В	_
Arithmetic	ADD, SUB, CMP, NEG	B/W/L	19
operations	ADDX, SUBX, DAA, DAS	В	_
	INC, DEC	B/W/L	_
	ADDS, SUBS	L	_
	MULXU, DIVXU, MULXS, DIVXS	B/W	_
	EXTU, EXTS	W/L	_
	TAS <sup>*4</sup>	В	_
Logic operations	AND, OR, XOR, NOT	B/W/L	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	B/W/L	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В	14
Branch	B <sub>cc</sub> <sup>*2</sup> , JMP, BSR, JSR, RTS	—	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_	9
Block data transfer	EEPMOV	_	1
			Total: 65

#### Table 2.1 Instruction Classification

#### Legend:

B: Byte

- W: Word
- L: Longword
- Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
  - 2.  $B_{cc}$  is the general name for conditional branch instructions.
  - 3. Cannot be used in this LSI.
  - 4. When using the TAS instruction, use registers ER0, ER1, ER4, and ER5.
  - ER7 is not used as the register that can be saved (STM)/restored (LDM) when using STM/LDM instruction, because ER7 is the stack pointer.

#### 2.6.1 Instructions Classified by Function

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.

Symbol	Description				
Rd	General register (destination)*				
Rs	General register (source)*				
Rn	General register*				
ERn	General register (32-bit register)				
(EAd)	Destination operand				
(EAs)	Source operand				
EXR	Extended control register				
CCR	Condition-code register				
N	N (negative) flag in CCR				
Z	Z (zero) flag in CCR				
V	V (overflow) flag in CCR				
С	C (carry) flag in CCR				
PC	Program counter				
SP	Stack pointer				
#IMM	Immediate data				
disp	Displacement				
+	Addition				
-	Subtraction				
×	Multiplication				
÷	Division				
^	Logical AND				
V	Logical OR				
$\oplus$	Logical exclusive OR				
$\rightarrow$	Move				
~	NOT (logical complement)				
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length				

#### Table 2.2Operation Notation

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Instruction	Size <sup>*1</sup>	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	Cannot be used in this LSI.
MOVTPE	В	Cannot be used in this LSI.
POP	W/L	$@SP+ \rightarrow Rn$
		Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn
PUSH	W/L	$Rn \rightarrow @-SP$
		Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
LDM*2	L	@SP+ $\rightarrow$ Rn (register list)
		Pops two or more general registers from the stack.
STM*2	L	Rn (register list) $\rightarrow$ @-SP
		Pushes two or more general registers onto the stack.
Notes: 1. S	Size refers to	the operand size.
E	B: Byte	
١	N: Word	
L	.: Longword	

### Table 2.3Data Transfer Instructions

2. ER7 is not used as the register that can be saved (STM)/restored (LDM) when using STM/LDM instruction, because ER7 is the stack pointer.

### Table 2.4Arithmetic Operations Instructions (1)

Instruction	Size*	Function
ADD	B/W/L	$Rd \pm Rs \to Rd,  Rd \pm \#IMM \to Rd$
SUB		Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Subtraction on immediate data and data in a general register cannot be performed in bytes. Use the SUBX or ADD instruction.)
ADDX	В	$Rd \pm Rs \pm C \to Rd,  Rd \pm \#IMM \pm C \to Rd$
SUBX		Performs addition or subtraction with carry on data in two general registers, or on immediate data and data in a general register.
INC	B/W/L	$Rd \pm 1 \rightarrow Rd,  Rd \pm 2 \rightarrow Rd$
DEC		Adds or subtracts the value 1 or 2 to or from data in a general register. (Only the value 1 can be added to or subtracted from byte operands.)
ADDS	L	$Rd \pm 1 \to Rd,  Rd \pm 2 \to Rd,  Rd \pm 4 \to Rd$
SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA	В	Rd (decimal adjust) $\rightarrow$ Rd
DAS		Decimal-adjusts an addition or subtraction result in a general register by referring to CCR to produce 4-bit BCD data.
MULXU	B/W	Rd  imes Rs  o Rd
		Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	Rd  imes Rs  o Rd
		Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \to Rd$
		Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.

Note: \* Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.4	Arithmetic C	<b>Operations</b>	<b>Instructions (2</b>	)
-----------	--------------	-------------------	------------------------	---

Instruction	Size <sup>*1</sup>	Function
DIVXS	B/W	$Rd \div Rs \to Rd$
		Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.
CMP	B/W/L	Rd – Rs, Rd – #IMM
		Compares data in a general register with data in another general register or with immediate data, and sets the CCR bits according to the result.
NEG	B/W/L	$0 - Rd \rightarrow Rd$
		Takes the two's complement (arithmetic complement) of data in a general register.
EXTU	W/L	$Rd$ (zero extension) $\rightarrow Rd$
		Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	Rd (sign extension) $\rightarrow$ Rd
		Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
TAS <sup>*2</sup>	В	$@ERd - 0, 1 \rightarrow ( of @ERd)$
		Tests memory contents, and sets the most significant bit (bit 7) to 1.
Notes: 1. S	Size refers to	the operand size.
E	B: Byte	
١	N: Word	
L	.: Longword	
0 1	A //	TAQ is struction, use a sisters EDQ ED4 ED4 and ED5

2. When using the TAS instruction, use registers ER0, ER1, ER4 and ER5.

	8 1	
Instruction	Size*	Function
AND	B/W/L	$Rd \land Rs \to Rd,  Rd \land \#IMM \to Rd$
		Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \lor Rs \to Rd,  Rd \lor \#IMM \to Rd$
		Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \to Rd,  Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	$\sim \text{Rd} \rightarrow \text{Rd}$
		Takes the one's complement (logical complement) of data in a general register.
Note: * Size refers to the operand size.		

#### Table 2.5 Logic Operations Instructions

B: Byte

W: Word

L: Longword

Instruction	Size*	Function
SHAL	B/W/L	$Rd (shift) \rightarrow Rd$
SHAR		Performs an arithmetic shift on data in a general register. 1-bit or 2 bit shift is possible.
SHLL	B/W/L	$Rd (shift) \rightarrow Rd$
SHLR		Performs a logical shift on data in a general register. 1-bit or 2 bit shift is possible.
ROTL	B/W/L	Rd (rotate) $\rightarrow$ Rd
ROTR		Rotates data in a general register. 1-bit or 2 bit rotation is possible.
ROTXL	B/W/L	Rd (rotate) $\rightarrow$ Rd
ROTXR		Rotates data including the carry flag in a general register. 1-bit or 2 bit rotation is possible.

Note: \* Size refers to the operand size.

B: Byte

W: Word

L: Longword

Instruction	Size*	Function	
BSET	В	$1 \rightarrow (\text{sbit-No.> of })$	
		Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.	
BCLR	В	$0 \rightarrow (\text{ of })$	
		Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.	
BNOT	В	~ ( <bit-no.> of <ead>) <math>\rightarrow</math> (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>	
		Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.	
BTST	В	~ ( <bit-no.> of <ead>) <math>\rightarrow</math> Z</ead></bit-no.>	
		Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.	
BAND	В	$C \land (<\!bit-No.\!> of <\!EAd\!>) \to C$	
		Logically ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIAND	В	$C \land (<\!bit-No.\!> of <\!EAd\!>) \to C$	
		Logically ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.	
		The bit number is specified by 3-bit immediate data.	
BOR	В	$C \lor (<\!bit-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$	
		Logically ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIOR	В	$C \lor (\sim -sbit-No.> of < EAd>) \to C$	
		Logically ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.	
		The bit number is specified by 3-bit immediate data.	
Note: * Size	refers to the	operand size.	

#### Table 2.7 Bit Manipulation Instructions (1)

Note: \* Size refers to the operand size.

B: Byte

1 abic 2.7	<i>I</i> Dit Manipulation filst actions (2)		
Instruction	Size*	Function	
BXOR	В	$C \oplus (<\!bit\!-\!No.\!> of <\!\mathsf{E\!Ad\!\!>}) \to C$	
		Logically exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIXOR	В	$C \oplus \sim (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$	
		Logically exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.	
		The bit number is specified by 3-bit immediate data.	
BLD	В	( <bit-no.> of <ead>) <math>\rightarrow</math> C</ead></bit-no.>	
		Transfers a specified bit in a general register or memory operand to the carry flag.	
BILD	В	~ ( <bit-no.> of <ead>) <math>\rightarrow</math> C</ead></bit-no.>	
		Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.	
		The bit number is specified by 3-bit immediate data.	
BST	В	$C \rightarrow (\text{sbit-No.> of })$	
		Transfers the carry flag value to a specified bit in a general register or memory operand.	
BIST	В	$\sim$ C $\rightarrow$ ( <bit-no.>. of <ead>)</ead></bit-no.>	
		Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.	
		The bit number is specified by 3-bit immediate data.	

#### Table 2.7 Bit Manipulation Instructions (2)

Note: \* Size refers to the operand size.

B: Byte



Instruction	Size	Function				
Bcc	_	Branches to a specified address if a specified condition is true. The branching conditions are listed below.				
		Mnemonic	Description	Condition		
		BRA (BT)	Always (true)	Always		
		BRN (BF)	Never (false)	Never		
		BHI	High	$C \lor Z = 0$		
		BLS	Low or same	C ∨ Z = 1		
		BCC (BHS)	Carry clear	C = 0		
			(high or same)			
		BCS (BLO)	Carry set (low)	C = 1		
		BNE	Not equal	Z = 0		

BCS (BLO)	Carry set (low)	C = 1
BNE	Not equal	Z = 0
BEQ	Equal	Z = 1
BVC	Overflow clear	V = 0
BVS	Overflow set	V = 1
BPL	Plus	N = 0
BMI	Minus	N = 1
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	N ⊕ V = 1
BGT	Greater than	$Z \vee (N \oplus V) = 0$
BLE	Less or equal	$Z \vee (N \oplus V) = 1$

JMP	_	Branches unconditionally to a specified address.
BSR	_	Branches to a subroutine at a specified address
JSR	_	Branches to a subroutine at a specified address
RTS	_	Returns from a subroutine

	-	
Instruction	Size*	Function
TRAPA	_	Starts trap-instruction exception handling.
RTE	_	Returns from an exception-handling routine.
SLEEP	_	Causes a transition to a power-down state.
LDC	B/W	$(EAs) \rightarrow CCR, (EAs) \rightarrow EXR$
		Moves the memory operand contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
STC	B/W	$CCR \to (EAd), EXR \to (EAd)$
		Transfers CCR or EXR contents to a general register or memory operand. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
ANDC	В	$CCR \land \#IMM \to CCR,  EXR \land \#IMM \to EXR$
		Logically ANDs the CCR or EXR contents with immediate data.
ORC	В	$CCR \lor \#IMM \to CCR,  EXR \lor \#IMM \to EXR$
		Logically ORs the CCR or EXR contents with immediate data.
XORC	В	$CCR \oplus \#IMM \to CCR, EXR \oplus \#IMM \to EXR$
		Logically exclusive-ORs the CCR or EXR contents with immediate data.
NOP	_	$PC + 2 \rightarrow PC$
		Only increments the program counter.
Note: * Size r	refers to the	e operand size.

#### **System Control Instructions** Table 2.9

Note: \* Size refers to the operand size.

B: Byte

W: Word



Instruction	Size	Function
EEPMOV.B	_	if R4L $\neq$ 0 then Repeat @ER5 + $\rightarrow$ @ER6+ R4L-1 $\rightarrow$ R4L Until R4L = 0 else next;
EEPMOV.W	_	if R4 $\neq$ 0 then Repeat @ER5 + $\rightarrow$ @ER6+ R4–1 $\rightarrow$ R4 Until R4 = 0 else next;
		Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6.
		Execution of the next instruction begins as soon as the transfer is completed.

#### Table 2.10 Block Data Transfer Instructions

#### 2.6.2 Basic Instruction Formats

The H8S/2000 CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc).

Figure 2.11 shows examples of instruction formats.

• Operation field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

• Register field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields, and some have no register field.

• Effective address extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

• Condition field

Specifies the branching condition of Bcc instructions.

(1) Operation field o	nly			
	ор			NOP, RTS
(2) Operation field a	nd register field	ls		
o	)	rn	rm	ADD.B Rn, Rm
(3) Operation field, r	egister fields, a	and effective a	ddress extens	ion
	on	rn	rm	
	op EA (d	rn lisp)	rm	MOV.B @(d:16, Rn), Rm
(4) Operation field, 6	EA (d	lisp)		

Figure 2.11 Instruction Formats (Examples)

### 2.7 Addressing Modes and Effective Address Calculation

The H8S/2000 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes.

Arithmetic and logic operations instructions can use the register direct and immediate addressing modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions can use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

#### 2.7.1 Register Direct—Rn

The register field of the instruction code specifies an 8-, 16-, or 32-bit general register which contains the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

#### 2.7.2 Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

#### 2.7.3 Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)

A 16-bit or 32-bit displacement contained in the instruction code is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

#### 2.7.4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

**Register Indirect with Post-Increment**—@**ERn+:** The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, and 4 for longword access. For word or longword transfer instructions, the register value should be even.

**Register Indirect with Pre-Decrement**—@–**ERn:** The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result becomes the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, and 4 for longword access. For word or longword transfer instructions, the register value should be even.

#### 2.7.5 Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32). Table 2.12 indicates the accessible absolute address ranges.

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF).

For a 16-bit absolute address, the upper 16 bits are a sign extension. For a 32-bit absolute address, the entire address space is accessed.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Absolute Address		Normal Mode	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)		H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)	_	

<b>Table 2.12</b>	<b>Absolute Address Access Rang</b>	es
-------------------	-------------------------------------	----

#### 2.7.6 Immediate—#xx:8, #xx:16, or #xx:32

The 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data contained in an instruction code can be used directly as an operand.

The ADDS, SUBS, INC, and DEC instructions implicitly contain immediate data in their instruction codes. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

#### 2.7.7 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode can be used by the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction code is sign-extended to 24 bits and added to the 24-bit address indicated by the PC value to generate a 24-bit branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.



#### 2.7.8 Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand which contains a branch address. The upper bits of the 8-bit absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'000FF in advanced mode).

In normal mode, the memory operand is a word operand and the branch address is 16 bits long. In advanced mode, the memory operand is a longword operand, the first byte of which is assumed to be 0 (H'00). Note that the top area of the address range in which the branch address is stored is also used for the exception vector area. For further details, refer to section 4, Exception Handling.

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or the instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)





Figure 2.12 Branch Address Specification in Memory Indirect Addressing Mode


#### 2.7.9 Effective Address Calculation

Table 2.13 indicates how effective addresses are calculated in each addressing mode. In normal mode, the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.

 Table 2.13
 Effective Address Calculation (1)







#### Table 2.13 Effective Address Calculation (2)

### 2.8 Processing States

The H8S/2000 CPU has four main processing states: the reset state, exception handling state, program execution state, and program stop state. Figure 2.13 indicates the state transitions.

• Reset state

In this state the CPU and on-chip peripheral modules are all initialized and stopped. When the  $\overline{\text{RES}}$  input goes low, all current processing stops and the CPU enters the reset state. All interrupts are masked in the reset state. Reset exception handling starts when the  $\overline{\text{RES}}$  signal changes from low to high. For details, refer to section 4, Exception Handling. The reset state can also be entered by a watchdog timer overflow.

• Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to an exception source, such as, a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address. For further details, refer to section 4, Exception Handling.


• Program execution state

In this state the CPU executes program instructions in sequence.

• Program stop state

This is a power-down state in which the CPU stops operating. The program stop state occurs when a SLEEP instruction is executed or the CPU enters hardware standby mode. For details, refer to section 19, Power-Down Modes.







### 2.9 Usage Notes

#### 2.9.1 Note on TAS Instruction Usage

When using the TAS instruction, use registers ER0, ER1, ER4 and ER5.

The TAS instruction is not generated by the Renesas Technology H8S and H8/300 series C/C++ compilers. When the TAS instruction is used as a user-defined intrinsic function, use registers ER0, ER1, ER4 and ER5.

### 2.9.2 Note on STM/LDM Instruction Usage

ER7 is not used as the register that can be saved (STM)/restored (LDM) when using STM/LDM instruction, because ER7 is the stack pointer. Two, three, or four registers can be saved/restored by one STM/LDM instruction. The following ranges can be specified in the register list.

Two registers: ER0-ER1, ER2-ER3, or ER4-ER5

Three registers: ER0-ER2 or ER4-ER6

Four registers: ER0-ER3

The STM/LDM instruction including ER7 is not generated by the Renesas Technology H8S and H8/300 series C/C++ compilers.

### 2.9.3 Bit Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where a register containing a write-only bit is used or a bit is directly manipulated for a port, because this may rewrite data of a bit other than the bit to be manipulated.

Example: The BCLR instruction is executed for DDR in port 4.

P47 and P46 are input pins, with a low-level signal input at P47 and a high-level signal input at P46. P45 to P40 are output pins and output low-level signals. The following shows an example in which P40 is set to be an input pin with the BCLR instruction.

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High Ievel	Low level	Low level	Low level	Low level	Low level	Low level
DDR	0	0	1	1	1	1	1	1
DR	1	0	0	0	0	0	0	0

#### **Prior to executing BCLR:**

#### **BCLR** instruction executed:

BCLR #0, @P4DDR

The BCLR instruction is executed for DDR in port 4.

#### After executing BCLR:

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High Ievel
DDR	1	1	1	1	1	1	1	0
DR	1	0	0	0	0	0	0	0

#### **Operation:**

1. When the BCLR instruction is executed, first the CPU reads P4DDR.


Since P4DDR is a write-only register, so the CPU reads H'FF. In this example P4DDR has a value of H'3F, but the value read by the CPU is H'FF.

- 2. The CPU clears bit 0 of the read data to 0, changing data to H'FE.
- 3. The CPU writes H'FE to DDR, completing execution of BCLR.


As a result of the BCLR instruction, bit 0 in DDR is set to 0, and P40 becomes an input pin. However, bits 7 and 6 of DDR are modified to 1, therefore P47 and P46 become output pins.

#### 2.9.4 EEPMOV Instruction

1. EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6.



2. Set R4L and R6 so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution).





# Section 3 MCU Operating Modes

### 3.1 MCU Operating Mode Selection

This LSI has two operating modes (modes 2 and 3). The operating mode is determined by the setting of the mode pins (MD1 and MD0). Table 3.1 shows the MCU operating mode selection.

Table 3.1 lists the MCU operating modes.

Table 3.1	MCU Operating Mode Selection
-----------	------------------------------

MCU Operating Mode	MD1	MD0	CPU Operating Mode	Description	On-Chip ROM
2	1	0	Advanced	Single-chip mode	Enabled
3	_	1	Normal	Single-chip mode	

Modes 2 and 3 set the operation in single-chip mode.

Modes 0 and 1 cannot be used in this LSI. Thus, mode pins should be set to enable mode 2 or 3 in normal program execution state. Mode pins should not be changed during operation.

### **3.2 Register Descriptions**

The following registers are related to the operating mode.

- Mode control register (MDCR)
- System control register (SYSCR)
- Serial timer control register (STCR)

#### 3.2.1 Mode Control Register (MDCR)

MDCR is used to monitor the current operating mode.

Bit	Bit Name	Initial Value	R/W	Description
7	EXPE	0	R/W	Reserved
				The initial value should not be changed.
6	_	All 0	R	Reserved
to 2				These bits are always read as 0. These bits cannot be modified.
1	MDS1	*	R	Mode Select 1 and 0
0	MDS0	*	R	These bits indicate the input levels at mode pins (MD1 and MD0) (the current operating mode). Bits MDS1 and MDS0 correspond to MD1 and MD0, respectively. These bits are read-only bits and they cannot be written to. The mode pin (MD1 and MD0) input levels are latched into these bits when MDCR is read. These latches are canceled by a reset.

Note: \* The initial values are determined by the settings of the MD1 and MD0 pins.



#### 3.2.2 System Control Register (SYSCR)

SYSCR selects a system pin function, monitors a reset source, selects the interrupt control mode and the detection edge for NMI, pin location selection, enables or disables register access to the on-chip peripheral modules, and enables or disables on-chip RAM address space.

Bit	Bit Name	Initial Value	R/W	Description
7	_	All 0	R/W	Reserved
and 6				The initial value should not be changed.
5	INTM1	0	R	These bits select the control mode of the interrupt
4	INTM0	0	R/W	controller. For details on the interrupt control modes and interrupt control select modes 1 and 0, see section 5.6, Interrupt Control Modes and Interrupt Operation.
				00: Interrupt control mode 0
				01: Interrupt control mode 1
				10: Setting prohibited
				11: Setting prohibited
3	XRST	1	R	External Reset
				This bit indicates the reset source. A reset is caused by an external reset input, or when the watchdog timer overflows.
				0: A reset is caused when the watchdog timer overflows.
				1: A reset is caused by an external reset.
2	NMIEG	0	R/W	NMI Edge Select
				Selects the valid edge of the NMI interrupt input.
				0: An interrupt is requested at the falling edge of NMI input
				1: An interrupt is requested at the rising edge of NMI input

Section 3	MCU Operating Modes	;
-----------	---------------------	---

Bit	Bit Name	Initial Value	R/W	Description
1	HIE	0	R/W	Host Interface Enable
				Controls CPU access to the keyboard matrix interrupt, input pull-up MOS control registers (KMIMR, KMPCR, and KMIMRA), and the 8-bit timer (TMR_X and TMR_Y) registers (TCR_X/TCR_Y, TCSR_X/TCSR_Y, TICRR/TCORA_Y, TICRF/TCORB_Y, TCNT_X/TCNT_Y, TCORC/TISR, TCORA_X, and TCORB_X, TCONRI, and TCONRS).
				0: In areas H'(FF)FFF0 to H'(FF)FFF7 and H'(FF)FFFC to H'(FF)FFFF, CPU access to 8-bit timer (TMR_X and TMR_Y) is permitted.
				1: In areas H'(FF)FFF0 to H'(FF)FFF7 and H'(FF)FFFC to H'(FF)FFFF, CPU access to keyboard matrix interrupt and input pull-up MOS control registers is permitted.
0	RAME	1	R/W	RAM Enable
				Enables or disables on-chip RAM. The RAME bit is initialized when the reset state is released.
				0: On-chip RAM is disabled
				1: On-chip RAM is enabled



#### 3.2.3 Serial Timer Control Register (STCR)

STCR enables or disables register access, IIC operating mode, and on-chip flash memory, and selects the input clock of the timer counter.

Bit	Bit Name	Initial Value	R/W	Description
7	IICS	0	R/W	I <sup>2</sup> C Extra Buffer Select
				Specifies bits 7 to 4 of port A as output buffers similar to SCL and SDA. These pins are used to implement an $I^2C$ interface only by software.
				0: PA7 to PA4 are normal input/output pins.
				1: PA7 to PA4 are input/output pins enabling bus driving.
6	IICX1	0	R/W	I <sup>2</sup> C Transfer Rate Select 1 and 0
5	IICX0	0	R/W	These bits control the IIC operation. These bits select a transfer rate in master mode together with bits CKS2 to CKS0 in the I <sup>2</sup> C bus mode register (ICMR). For details on the transfer rate, refer to table 13.3.
4	IICE	0	R/W	l <sup>2</sup> C Master Enable
				Enables or disables CPU access for IIC registers (ICCR, ICSR, ICDR/SARX, ICMR/SAR), PWMX registers (DADRAH/DACR, DADRAL, DADRBH/DACNTH, DADRBL/DACNTL), and SCI registers (SMR, BRR, SCMR).
				0: SCI_1 registers are accessed in an area from H'(FF)FF88 to H'(FF)FF89 and from H'(FF)FF8E to H'(FF)FF8F.
				1: IIC_1 registers are accessed in an area from H'(FF)FF88 to H'(FF)FF89 and from H'(FF)FF8E to H'(FF)FF8F.
				PWMX registers are accessed in an area from H'(FF)FFA0 to H'(FF)FFA1 and from H'(FF)FFA6 to H'(FF)FFA7.
				IIC_0 registers are accessed in an area from H'(FF)FFD8 to H'(FF)FFD9 and from H'(FF)FFDE to H'(FF)FFDF.

Bit	Bit Name	Initial Value	R/W	Description
3	FLSHE	0	R/W	Flash Memory Control Register Enable
				Enables or disables CPU access for flash memory registers (FLMCR1, FLMCR2, EBR1, EBR2), control registers in power-down state (SBYCR, LPWRCR, MSTPCRH, MSTPCRL), and control registers of on- chip peripheral modules (PCSR, SYSCR2).
				0: Registers in power-down state and control registers of on-chip peripheral modules are accessed in an area from H'(FF)FF80 to H'(FF)FF87.
				1: Control registers of flash memory are accessed in an area from H'(FF)FF80 to H'(FF)FF87.
2	_	0	R/(W)	Reserved
				The initial value should not be changed.
1	ICKS1	0	R/W	Internal Clock Source Select 1, 0
0	ICKS0	0	R/W	These bits select a clock to be input to the timer counter (TCNT) and a count condition together with bits CKS2 to CKS0 in the timer control register (TCR). For details, refer to section 10.3.4, Timer Control Register (TCR).

#### Section 3 MCU Operating Modes

### **3.3** Operating Mode Descriptions

#### 3.3.1 Mode 2

The CPU can access a 16-Mbyte address space in advanced single-chip mode. The on-chip ROM is enabled.

#### 3.3.2 Mode 3

The CPU can access a 64-kbyte address space in normal single-chip mode. The on-chip ROM is enabled. The CPU can access a 56-kbyte address space in mode 3.



### **3.4** Address Map in Each Operating Mode

Figures 3.1 and 3.2 show the address map in each operating mode.




Figure 3.1 Address Map for H8S/2110B (1)




Figure 3.2 Address Map for H8S/2110B (2)



# Section 4 Exception Handling

## 4.1 Exception Handling Types and Priority

As table 4.1 indicates, exception handling may be caused by a reset, interrupt, direct transition, or trap instruction. Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority.

Priority	Exception Type	Start of Exception Handling
High	Reset	Starts immediately after a low-to-high transition of the $\overline{\text{RES}}$ pin, or when the watchdog timer overflows.
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
	Direct transition	Starts when a direction transition occurs as the result of SLEEP instruction execution.
Low	Trap instruction	Started by execution of a trap (TRAPA) instruction. Trap instruction exception handling requests are accepted at all times in program execution state.

#### 4.2 **Exception Sources and Exception Vector Table**

Different vector addresses are assigned to different exception sources. Table 4.2 lists the exception sources and their vector addresses.

#### **Exception Handling Vector Table** Table 4.2

			Vector Address		
Exception Source		Vector Number	Normal Mode	Advanced Mode	
Reset		0	H'0000 to H'0001	H'000000 to H'000003	
Reserved for syste	em use	1	H'0002 to H'0003	H'000004 to H'000007	
		5	H'000A to H'000B	H'000014 to H'000017	
Direct transition		6	H'000C to H'000D	H'000018 to H'00001B	
External interrupt	(NMI)	7	H'000E to H'000F	H'00001C to H'00001F	
Trap instruction (for	our	8	H'0010 to H'0011	H'000020 to H'000023	
sources)		9	H'0012 to H'0013	H'000024 to H'000027	
		10	H'0014 to H'0015	H'000028 to H'00002B	
		11	H'0016 to H'0017	H'00002C to H'00002F	
Reserved for syste	em use	12	H'0018 to H'0019	H'000030 to H'000033	
		 15	 H'001E to H'001F	 H'00003C to H'00003F	
External interrupt	IRQ0	16	H'0020 to H'0021	H'000040 to H'000043	
	IRQ1	17	H'0022 to H'0023	H'000044 to H'000047	
	IRQ2	18	H'0024 to H'0025	H'000048 to H'00004B	
	IRQ3	19	H'0026 to H'0027	H'00004C to H'00004F	
	IRQ4	20	H'0028 to H'0029	H'000050 to H'000053	
	IRQ5	21	H'002A to H'002B	H'000054 to H'000057	
	IRQ6	22	H'002C to H'002D	H'000058 to H'00005B	
	IRQ7	23	H'002E to H'002F	H'00005C to H'00005F	
Internal interrupt*		24 	H'0030 to H'0031	H'000060 to H'000063	
		111	H'00DE to H'00DF	H'0001BC to H'0001BF	

Note: \* For details on the internal interrupt vector table, see section 5.5, Interrupt Exception Handling Vector Table.

Rev. 2.00 Mar 21, 2006 page 58 of 518 REJ09B0299-0200

### 4.3 Reset

A reset has the highest exception priority. When the  $\overline{\text{RES}}$  pin goes low, all processing halts and this LSI enters the reset. To ensure that this LSI is reset, hold the  $\overline{\text{RES}}$  pin low for at least 20 ms at power-on. To reset the chip during operation, hold the  $\overline{\text{RES}}$  pin low for at least 20 states. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules. The chip can also be reset by overflow of the watchdog timer. For details, see section 11, Watchdog Timer (WDT).

#### 4.3.1 Reset Exception Handling

When the  $\overline{\text{RES}}$  pin goes high after being held low for the necessary time, this LSI starts reset exception handling as follows:

- 1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized and the I bit is set to 1 in CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.




Figure 4.1 shows an example of the reset sequence.

#### Figure 4.1 Reset Sequence (Mode 3)

#### 4.3.2 Interrupts after Reset

If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx: 32, SP).

#### 4.3.3 On-Chip Peripheral Modules after Reset Is Cancelled

After a reset is cancelled, the module stop control registers (MSTPCR) are initialized, and all modules operate in module stop mode. Therefore, the registers of on-chip peripheral modules cannot be read from or written to. To read from and write to these registers, clear module stop mode.

### 4.4 Interrupt Exception Handling

Interrupts are controlled by the interrupt controller. The sources to start interrupt exception handling are external interrupt sources (NMI, IRQ7 to IRQ0, KIN15 to KIN0, and WUE7 to WUE0) and internal interrupt sources from the on-chip peripheral modules. NMI is an interrupt with the highest priority. For details, refer to section 5, Interrupt Controller.

Interrupt exception handling is conducted as follows:

- 1. The values in the program counter (PC) and condition code register (CCR) are saved to the stack.
- 2. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution begins from that address.

## 4.5 Trap Instruction Exception Handling

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

Trap instruction exception handling is conducted as follows:

- 1. The values in the program counter (PC) and condition code register (CCR) are saved to the stack.
- 2. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.



The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 4.3 shows the status of CCR after execution of trap instruction exception handling.

#### Table 4.3 Status of CCR after Trap Instruction Exception Handling

	CCR		
Interrupt Control Mode	I	UI	
0	1	_	
1	1	1	

Legend:

1: Set to 1

-: Retains value prior to execution

### 4.6 Stack Status after Exception Handling

Figure 4.2 shows the stack after completion of trap instruction exception handling and interrupt exception handling.




Figure 4.2 Stack Status after Exception Handling

### 4.7 Usage Note

When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The stack should always be accessed in words or longwords, and the value of the stack pointer (SP: ER7) should always be kept even.

Use the following instructions to save registers:

PUSH.W Rn (or MOV.W Rn, @-SP) PUSH.L ERn (or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

POP.W	Rn	(or MOV.W @SP+, Rn)
POP.L	ERn	(or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4.3 shows an example of what happens when the SP value is odd.




Figure 4.3 Operation When SP Value Is Odd

Rev. 2.00 Mar 21, 2006 page 62 of 518 REJ09B0299-0200

# Section 5 Interrupt Controller

## 5.1 Features

• Two interrupt control modes

Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).

• Priorities settable with ICR

An interrupt control register (ICR) is provided for setting interrupt priorities. Three priority levels can be set for each module for all interrupts except NMI and address break.

Independent vector addresses

All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.

• Thirty-one external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge detection can be selected for NMI. Falling-edge, rising-edge, or both-edge detection, or level sensing, can be selected for  $\overline{IRQ7}$  to  $\overline{IRQ0}$ . The IRQ6 interrupt is shared by the interrupt from the  $\overline{IRQ6}$  pin and eight external interrupt inputs ( $\overline{KIN7}$  to  $\overline{KIN0}$ ), and the IRQ7 interrupt is shared by the interrupt from the  $\overline{IRQ7}$  pin and sixteen external interrupt inputs ( $\overline{KIN15}$  to  $\overline{KIN8}$  and  $\overline{WUE7}$  to  $\overline{WUE0}$ ).  $\overline{KIN15}$  to  $\overline{KIN0}$  and  $\overline{WUE7}$  to  $\overline{WUE0}$  can be masked individually by the user program.




Figure 5.1 Block Diagram of Interrupt Controller



### 5.2 Input/Output Pins

Table 5.1 summarizes the pins of the interrupt controller.

Symbol	I/O	Function
NMI	Input	Nonmaskable external interrupt
		Rising edge or falling edge can be selected
IRQ7 to IRQ0	Input	Maskable external interrupts
		Rising edge, falling edge, both edges, or level sensing, can be selected individually for each pin.
KIN15 to KIN0	Input	Maskable external interrupts
		Falling edge or level sensing can be selected.
WUE7 to WUE0	Input	Maskable external interrupts
		Falling edge or level sensing can be selected.

### 5.3 **Register Descriptions**

The interrupt controller has the following registers. For details on the system control register (SYSCR), refer to section 3.2.2, System Control Register (SYSCR).

- Interrupt control registers A to C (ICRA to ICRC)
- Address break control register (ABRKCR)
- Break address registers A to C (BARA to BARC)
- IRQ sense control registers (ISCRH, ISCRL)
- IRQ enable register (IER)
- IRQ status register (ISR)
- Keyboard matrix interrupt mask registers (KMIMRA, KMIMR)
- Wake-up event interrupt mask register (WUEMRB)

#### 5.3.1 Interrupt Control Registers A to C (ICRA to ICRC)

The ICR registers set interrupt control levels for interrupts other than NMI and address breaks.

The correspondence between interrupt sources and ICRA to ICRC settings is shown in table 5.2.

Bit	Bit Name	Initial Value	R/W	Description
7	ICRn7	All 0	R/W	Interrupt Control Level
to 0	to IRCn0			0: Corresponding interrupt source is interrupt control level 0 (no priority)
				1: Corresponding interrupt source is interrupt control level 1 (priority)
Mata	n: A to C			

Note: n: A to C

#### Table 5.2 Correspondence between Interrupt Source and ICR

		Register			
Bit	Bit Name	ICRA	ICRB	ICRC	
7	ICRn7	IRQ0	—	—	
6	ICRn6	IRQ1	FRT	SCI_1	
5	ICRn5	IRQ2, IRQ3	—	—	
4	ICRn4	IRQ4, IRQ5	—	IIC_0	
3	ICRn3	IRQ6, IRQ7	TMR_0	IIC_1	
2	ICRn2	_	TMR_1	—	
1	ICRn1	WDT_0	TMR_X , TMR_Y	LPC	
0	ICRn0	WDT_1	Keyboard buffer controller	_	

Legend:

-: Reserved. The write value should always be 0.

Note: n: A to C



#### 5.3.2 Address Break Control Register (ABRKCR)

ABRKCR controls the address breaks. When both the CMF flag and BIE flag are set to 1, an address break is requested.

Bit	Bit Name	Initial Value	R/W	Description
7	CMF	0	R	Condition Match Flag
				Address break source flag. Indicates that an address specified by BARA to BARC is prefetched.
				[Setting condition]
				When an address specified by BARA to BARC is prefetched while the BIE flag is set to 1.
				[Clearing condition]
				When an exception handling is executed for an address break interrupt.
6	_	All 0	R	Reserved
to 1				These bits are always read as 0 and cannot be modified.
0	BIE	0	R/W	Break Interrupt Enable
				Enables or disables address break.
				0: Disabled
				1: Enabled

#### 5.3.3 Break Address Registers A to C (BARA to BARC)

The BAR registers specify an address that is to be a break address. An address in which the first byte of an instruction exists should be set as a break address. In normal mode, addresses A23 to A16 are not compared.

Bit	Bit Name	Initial Value	R/W	Description
7	A23	All 0	R/W	Addresses 23 to 16
to 0	to A16			The A23 to A16 bits are compared with A23 to A16 in the internal address bus.

• BARE	3
--------	---

Bit	Bit Name	Initial Value	R/W	Description
7	A15	All 0	R/W	Addresses 15 to 8
to	to			The A15 to A8 bits are compared with A15 to
0	A8			A8 in the internal address bus.

• BARC

Bit	Bit Name	Initial Value	R/W	Description
7	A7	All 0	R/W	Addresses 7 to 1
to 1	to A1			The A7 to A1 bits are compared with A7 to A1 in the internal address bus.
0	_	0	R	Reserved
				This bit is always read as 0 and cannot be modified.

#### 5.3.4 IRQ Sense Control Registers (ISCRH, ISCRL)

The ISCR registers select the source that generates an interrupt request at pins  $\overline{IRQ7}$  to  $\overline{IRQ0}$ .

• ISCRH				
Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7SCB	0	R/W	IRQn Sense Control B
6	IRQ7SCA	0	R/W	IRQn Sense Control A
5	IRQ6SCB	0	R/W	00: Interrupt request generated at low level of
4	IRQ6SCA	0	R/W	IRQn input
3	IRQ5SCB	0	R/W	<ul> <li>01: Interrupt request generated at falling edge of IRQn input</li> </ul>
2	IRQ5SCA	0	R/W	<ul> <li>10: Interrupt request generated at rising edge</li> </ul>
1	IRQ4SCB	0	R/W	of IRQn input
0	IRQ4SCA	0	R/W	11: Interrupt request generated at both falling and rising edges of IRQn input
				(n = 7 to 4)

•	ISCRL
---	-------

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ3SCB	0	R/W	IRQn Sense Control B
6	IRQ3SCA	0	R/W	IRQn Sense Control A
5	IRQ2SCB	0	R/W	00: Interrupt request generated at low level of
4	IRQ2SCA	0	R/W	IRQn input
3	IRQ1SCB	0	R/W	<ul> <li>01: Interrupt request generated at falling edge of IRQn input</li> </ul>
2	IRQ1SCA	0	R/W	<ul> <li>10: Interrupt request generated at rising edge</li> </ul>
1	IRQ0SCB	0	R/W	of IRQn input
0	IRQ0SCA	0	R/W	11: Interrupt request generated at both falling and rising edges of IRQn input
				(n = 3 to 0)

#### 5.3.5 IRQ Enable Register (IER)

IER controls the enabling and disabling of interrupt requests IRQ7 to IRQ0.

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7E	0	R/W	IRQn Enable (n = 7 to 0)
6	IRQ6E	0	R/W	The IRQn interrupt request is enabled when
5	IRQ5E	0	R/W	this bit is 1.
4	IRQ4E	0	R/W	
3	IRQ3E	0	R/W	
2	IRQ2E	0	R/W	
1	IRQ1E	0	R/W	
0	IRQ0E	0	R/W	

#### 5.3.6 IRQ Status Register (ISR)

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7F	0	R/(W)*	[Setting condition]
6	IRQ6F	0	R/(W)*	When the interrupt source selected by the
5	IRQ5F	0	R/(W)*	ISCR registers occurs
4	IRQ4F	0	R/(W)*	[Clearing conditions]
3	IRQ3F	0	R/(W)*	When reading IRQnF flag when IRQnF = 1, then writing 0 to IRQnF flag
2	IRQ2F	0	R/(W)*	5
1	IRQ1F	0	R/(W)*	When interrupt exception handling is executed when low-level detection is set and IRQn input
0	IRQ0F	0	R/(W)*	is high $(n = 7 to 0)$
				When IRQn interrupt exception handling is executed when falling-edge, rising-edge, or both-edge detection is set

The ISR register is a flag register that indicates the status of IRQ7 to IRQ0 interrupt requests.

Note: \* Only 0 can be written, for flag clearing.

### 5.3.7 Keyboard Matrix Interrupt Mask Registers (KMIMRA, KMIMR) and Wake-Up Event Interrupt Mask Register (WUEMRB)

The KMIMRA, KMIMR, and WUEMRB registers enable or disable key-sensing interrupt inputs  $(\overline{\text{KIN15}} \text{ to } \overline{\text{KIN0}})$ , and wake-up event interrupt inputs  $(\overline{\text{WUE7}} \text{ to } \overline{\text{WUE0}})$ .

• KMIMRA

Bit	Bit Name	Initial Value	R/W	Description
7	KMIMR15	1	R/W	Keyboard Matrix Interrupt Mask 15 to 8
6	KMIMR14	1	R/W	These bits enable or disable a key-sensing
5	KMIMR13	1	R/W	input interrupt request (KIN15 to KIN8).
4	KMIMR12	1	R/W	0: Enables a key-sensing input interrupt
3	KMIMR11	1	R/W	request
2	KMIMR10	1	R/W	1: Disables a key-sensing input interrupt request
1	KMIMR9	1	R/W	
0	KMIMR8	1	R/W	

• KN	KMIMR						
Bit	Bit Name	Initial Value	R/W	Description			
7	KMIMR7	1	R/W	Keyboard Matrix Interrupt Mask 7 to 0			
6	KMIMR6	0	R/W	These bits enable or disable a key-sensing			
5	KMIMR5	1	R/W	input interrupt request (KIN7 to KIN0).			
4	KMIMR4	1	R/W	KMIMR6 also performs interrupt request mask control for pin IRQ6.			
3	KMIMR3	1	R/W	·			
2	KMIMR2	1	R/W	0: Enables a key-sensing input interrupt request			
1	KMIMR1	1	R/W	1: Disables a key-sensing input interrupt			
0	KMIMR0	1	R/W	request			

### • WUEMRB

Bit Name	Initial Value	R/W	Description
WUEMR7	1	R/W	Wake-Up Event Interrupt Mask 7 to 0
WUEMR6	1	R/W	These bits enable or disable a wake-up event
WUEMR5	1	R/W	input interrupt request (WUE7 to WUE0).
WUEMR4	1	R/W	0: Enables a wake-up event input interrupt
WUEMR3	1	R/W	request
WUEMR2	1	R/W	1: Disables a wake-up event input interrupt request
WUEMR1	1	R/W	
WUEMR0	1	R/W	
	WUEMR7 WUEMR6 WUEMR5 WUEMR4 WUEMR3 WUEMR2 WUEMR1	WUEMR71WUEMR61WUEMR51WUEMR41WUEMR31WUEMR21WUEMR11	WUEMR71R/WWUEMR61R/WWUEMR51R/WWUEMR41R/WWUEMR31R/WWUEMR21R/WWUEMR11R/W

Figure 5.2 shows the relationship between interrupts IRQ7 and IRQ6, interrupts KIN15 to KIN0, interrupts WUE7 to WUE0, and registers KMIMRA, KMIMR, and WUEMRB.




Figure 5.2 Relationship between Interrupts IRQ7 and IRQ6, Interrupts KIN15 to KIN0, Interrupts WUE7 to WUE0, and Registers KMIMR, KMIMRA, and WUEMRB

If any of bits KMIMR15 to KMIMR8 or WUEMR7 to WUEMR0 is cleared to 0, interrupt input from the  $\overline{IRQ7}$  pin will be ignored. When pins  $\overline{KIN7}$  to  $\overline{KIN0}$ ,  $\overline{KIN15}$  to  $\overline{KIN8}$ , or  $\overline{WUE7}$  to  $\overline{WUE0}$  are used as key-sense interrupt input pins or wakeup event interrupt input pins, either low-level sensing or falling-edge sensing must be designated as the interrupt sense condition for the corresponding interrupt source (IRQ6 or IRQ7).



# 5.4 Interrupt Sources

### 5.4.1 External Interrupts

There are four types of external interrupts: NMI, IRQ7 to IRQ0, KIN15 to KIN0 and WUE7 to WUE0. WUE7 to WUE0 and KIN15 to KIN8 share the IRQ7 interrupt source, and KIN7 to KIN0 share the IRQ6 interrupt source. Of these, NMI, IRQ7, IRQ6, and IRQ2 to IRQ0 can be used to restore this LSI from software standby mode.

**NMI Interrupt:** NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

**IRQ7 to IRQ0 Interrupts:** Interrupts IRQ7 to IRQ0 are requested by an input signal at pins  $\overline{\text{IRQ7}}$  to  $\overline{\text{IRQ0}}$ . Interrupts IRQ7 to IRQ0 have the following features:

- The interrupt exception handling for interrupt requests IRQ7 to IRQ0 can be started at an independent vector address.
- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins IRQ7 to IRQ0.
- Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER.
- Interrupt control levels can be specified by the ICR settings.
- The status of interrupt requests IRQ7 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

The detection of IRQ7 to IRQ0 interrupts does not depend on whether the relevant pin has been set for input or output. However, when a pin is used as an external interrupt input pin, do not clear the corresponding DDR to 0 to use the pin as an I/O pin for another function.

A block diagram of interrupts IRQ7 to IRQ0 is shown in figure 5.3.




Figure 5.3 Block Diagram of Interrupts IRQ7 to IRQ0

When pin  $\overline{IRQ6}$  is used as an IRQ6 interrupt input pin, clear the KMIMR6 bit to 0.

When pin  $\overline{IRQ7}$  is used as an IRQ7 interrupt pin, set all of bits KMIMR15 to KMIMR8 and WUEMR7 to WUEMR0 to 1. If any of these bits is cleared to 0, IRQ7 interrupt input from the  $\overline{IRQ7}$  pin will be ignored.

Since interrupt request flags IRQ7F to IRQ0F are set each time the setting condition is satisfied, regardless of the IER setting, refer to a needed flag only.

**KIN15 to KIN0 Interrupts, WUE7 to WUE0 Interrupts:** Interrupts KIN15 to KIN0 and WUE7 to WUE0 are requested by an input signal at pins KIN15 to KIN0 and WUE7 to WUE0. When pins KIN15 to KIN0 and WUE7 to WUE0 are used for key-sense input or wakeup event, clear the corresponding KMIMR and WUEMR bits to 0 in order to enable their key-sense input and wakeup event interrupts. Remaining unused KMIMR and WUEMR bits for key-sense input should be set to 1 in order to disable interrupts. Interrupts WUE7 to WUE0 and KIN15 to KIN8 generate IRQ7 interrupts, and interrupts KIN7 to KIN0 generate IRQ6 interrupts. The pin conditions for interrupt request generation, enable of interrupt requests, settings of interrupt control levels, and status display of interrupt requests depend on each setting and display of the IRQ7 or IRQ6 interrupt.

When pins  $\overline{\text{KIN7}}$  to  $\overline{\text{KIN0}}$ ,  $\overline{\text{KIN15}}$  to  $\overline{\text{KIN8}}$ , or  $\overline{\text{WUE7}}$  to  $\overline{\text{WUE0}}$  are used as key-sense interrupt input pins or wakeup event interrupt input pins, either low-level sensing or falling-edge sensing must be designated as the interrupt sense condition for the corresponding interrupt source (IRQ6 or IRQ7).

### 5.4.2 Internal Interrupts

Internal interrupts issued from the on-chip peripheral modules have the following features:

- 1. For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that individually select enabling or disabling of these interrupts. When the enable bit for a particular interrupt source is set to 1, an interrupt request is sent to the interrupt controller.
- 2. The control level for each interrupt can be set by ICR.

# 5.5 Interrupt Exception Handling Vector Table

Table 5.3 lists interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority. Modules set at the same priority will conform to their default priorities. Priorities within a module are fixed.



An interrupt control level can be specified for a module to which an ICR bit is assigned. Interrupt requests from modules that are set to control level 1 (priority) by the ICR bit setting and the I and UI bits in CCR are given priority and processed before interrupt requests from modules that are set to control level 0 (no priority).

Origin of			Vector	Address		
Interrupt Source	Name	Vector Number	Normal Mode	Advanced Mode	ICR	Priority
External	NMI	7	H'000E	H'00001C	—	High
pin	IRQ0	16	H'0020	H'000040	ICRA7	- ▲
	IRQ1	17	H'0022	H'000044	ICRA6	-
	IRQ2 IRQ3	18 19	H'0024 H'0026	H'000048 H'00004C	ICRA5	-
	IRQ4 IRQ5	20 21	H'0028 H'002A	H'000050 H'000054	ICRA4	-
	IRQ6, KIN7 to KIN0 IRQ7, KIN15 to KIN8, WUE7 to WUE0	22 23	H'002C H'002E	H'000058 H'00005C	ICRA3	-
_	Reserved for system use	24	H'0030	H'000060		-
WDT_0	WOVI0 (Interval timer)	25	H'0032	H'000064	ICRA1	-
WDT_1	WOVI1 (Interval timer)	26	H'0034	H'000068	ICRA0	-
_	Address break	27	H'0036	H'00006C		-
_	Reserved for system use	28	H'0038	H'000070	_	
		to 47	to H'005E	to H'0000BC		
FRT	ICIA (Input capture A) ICIB (Input capture B) ICIC (Input capture C) ICID (Input capture D) OCIA (Output compare A) OCIB (Output compare B) FOVI (Overflow) Reserved for system use	48 49 50 51 52 53 54 55	H'0060 H'0062 H'0064 H'0066 H'0068 H'006A H'006C H'006E	H'0000C0 H'0000C4 H'0000C8 H'0000CC H'0000D0 H'0000D4 H'0000D8 H'0000DC	ICRB6	_
_	Reserved for system use	56 to 63	H'0070 to H'007E	H'0000E0 to H'0000FC	_	_
TMR_0	CMIA0 (Compare match A) CMIB0 (Compare match A) OVI0 (Overflow) Reserved for system use	64 65 66 67	H'0080 H'0082 H'0084 H'0086	H'000100 H'000104 H'000108 H'00010C	ICRB3	Low

### Table 5.3 Interrupt Sources, Vector Addresses, and Interrupt Priorities

Origin of			Vector Add	Iress		
Interrupt Source	Name	Vector Number	Normal Mode	Advanced Mode	ICR	Priority
TMR_1	CMIA1 (Compare match A) CMIB1 (Compare match B) OVI1 (Overflow) Reserved for system use	68 69 70 71	H'0088 H'008A H'008C H'008E	H'000110 H'000114 H'000118 H'00011C	ICRB2	High ▲
TMR_X, TMR_Y	CMIAY (Compare match A) CMIBY (Compare match B) OVIY (Overflow) ICIX (Input capture X)	72 73 74 75	H'0090 H'0092 H'0094 H'0096	H'000120 H'000124 H'000128 H'00012C	ICRB1	-
_	Reserved for system use	76 to 83	H'0098 to H'00A6	H'000130 to H'00014C	—	
SCI_1	ERI1 (Reception error 1) RXI1 (Reception completion 1) TXI1 (Transmission data empty 1) TEI1 (Transmission end 1)	84 85 86 87	H'00A8 H'00AA H'00AC H'00AE	H'000150 H'000154 H'000158 H'00015C	ICRC6	
_	Reserved for system use	88 to 91	H'00B0 to H'00B6	H'000160 to H'00016C	_	-
IIC_0	IICI0 (1-byte transmission/ reception completion) Reserved for system use	92 93	H'00B8 H'00BA	H'000170 H'000174	ICRC4	-
IIC_1	IICI1 (1-byte transmission/ reception completion) Reserved for system use	94 95	H'00BC H'00BE	H'000178 H'00017C	ICRC3	-
Keyboard buffer controller	•	96 97 98 99	H'00C0 H'00C2 H'00C4 H'00C6	H'000180 H'000184 H'000188 H'00018C	ICRB0	-
_	Reserved for system use	100 to 107	H'00C8 to H'00D6	H'000190 to H'0001AC	—	-
LPC	ERRI (Transfer error) IBFI1 (IDR1 reception completion) IBFI2 (IDR2 reception completion) IBFI3 (IDR3 reception completion)	108 109 110 111	H'00D8 H'00DA H'00DC H'00DE	H'0001B0 H'0001B4 H'0001B8 H'0001BC	ICRC1	Low

# 5.6 Interrupt Control Modes and Interrupt Operation

The interrupt controller has two modes: Interrupt control mode 0 and interrupt control mode 1. Interrupt operations differ depending on the interrupt control mode. NMI interrupts and address break interrupts are always accepted except for in reset state or in hardware standby mode. The interrupt control mode is selected by SYSCR. Table 5.4 shows the interrupt control modes.

Interrupt Control	SI	/SCR	Priority — Setting	Interrupt		
Mode	INTM1 INTM0		Registers	Mask Bits	Description	
0	0	0	ICR	Ι	Interrupt mask control is performed by the I bit. Priority levels can be set with ICR.	
1	_	1	ICR	I, UI	3-level interrupt mask control is performed by the I bit. Priority levels can be set with ICR.	

### Table 5.4 Interrupt Control Modes

### 5.6.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests other than NMI and address breaks are masked by ICR and the I bit of the CCR in the CPU. Figure 5.4 shows a flowchart of the interrupt acceptance operation.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. According to the interrupt control level specified in ICR, the interrupt controller only accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.
- 3. If the I bit in CCR is set to 1, only NMI and address break interrupts are accepted by the interrupt controller, and other interrupt requests are held pending. If the I bit is cleared to 0, any interrupt request is accepted.
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.

- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except for NMI and address break interrupts.
- 7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.




Figure 5.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0


### 5.6.2 Interrupt Control Mode 1

In interrupt control mode 1, mask control is applied to three levels for IRQ and on-chip peripheral module interrupt requests by comparing the I and UI bits in CCR in the CPU, and the ICR setting.

- An interrupt request with interrupt control level 0 is accepted when the I bit in CCR is cleared to 0. When the I bit is set to 1, the interrupt request is held pending
- An interrupt request with interrupt control level 1 is accepted when the I bit or UI bit in CCR is cleared to 0. When both I and UI bits are set to 1, the interrupt request is held pending.

For instance, the state transition when the interrupt enable bit corresponding to each interrupt is set to 1, and ICRA to ICRC are set to H'20, H'00, and H'00, respectively (IRQ2 and IRQ3 interrupts are set to control level 1, and other interrupts are set to control level 0) is shown below. Figure 5.5 shows a state transition diagram.

- All interrupt requests are accepted when I = 0. (Priority order: NMI > IRQ2 > IRQ3 > address break > IRQ0 > IRQ1 ...)
- Only NMI, IRQ2, IRQ3 and address break interrupt requests are accepted when I = 1 and UI = 0.



• Only an NMI and address break interrupt request is accepted when I = 1 and UI = 1.

Figure 5.5 State Transition in Interrupt Control Mode 1

Figure 5.6 shows a flowchart of the interrupt acceptance operation.

- 1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- 2. According to the interrupt control level specified in ICR, the interrupt controller only accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an

interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.

3. An interrupt request with interrupt control level 1 is accepted when the I bit is cleared to 0, or when the I bit is set to 1 while the UI bit is cleared to 0.

An interrupt request with interrupt control level 0 is accepted when the I bit is cleared to 0. When the I bit is set to 1, only an NMI or address break interrupt request is accepted, and other interrupts are held pending.

When both the I and UI bits are set to 1, only an NMI or address break interrupt request is accepted, and other interrupts are held pending.

When the I bit is cleared to 0, the UI bit is not affected.

- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.
- 6. The I and UI bits in CCR are set to 1. This masks all interrupts except for an NMI or address break interrupt.
- 7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.







Figure 5.6 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 1

### 5.6.3 Interrupt Exception Handling Sequence

Figure 5.7 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0 is set in advanced mode, and the program area and stack area are in on-chip memory.





Rev. 2.00 Mar 21, 2006 page 82 of 518 REJ09B0299-0200

### 5.6.4 Interrupt Response Times

Table 5.5 shows interrupt response times – the intervals between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The execution status symbols used in table 5.5 are explained in table 5.6.

#### Table 5.5 Interrupt Response Times

No.	Execution Status	Normal Mode	Advanced Mode
1	Interrupt priority determination*1	3	3
2	Number of wait states until executing instruction ends <sup>*2</sup>	1 to (19 + 2·Sı)	1 to (19 + 2·Sı)
3	PC, CCR stack save	2 <b>.</b> Sк	<b>2.</b> Sк
4	Vector fetch	Si	2·Sı
5	Instruction fetch <sup>*3</sup>	2-Si	2•Sı
6	Internal processing <sup>*4</sup>	2	2
Tota	I (using on-chip memory)	11 to 31	12 to 32

Notes: 1. Two states in case of internal interrupt.

2. Refers to MULXS and DIVXS instructions.

3. Prefetch after interrupt acceptance and prefetch of interrupt handling routine.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.

### Table 5.6 Number of States in Interrupt Handling Routine Execution Status

	Object of Access
Symbol	Internal Memory
Instruction fetch S	1
Branch address read SJ	
Stack manipulation Sk	

# 5.7 Address Break

### 5.7.1 Features

This LSI can determine the specific address prefetch by the CPU to generate an address break interrupt by setting ABRKCR and BAR. If an address break interrupt is generated, the address break interrupt exception handling is performed.

With this function, the execution start point of a program containing a bug is detected and execution is branched to the correcting program.

### 5.7.2 Block Diagram

Figure 5.8 shows a block diagram of the address break.




Figure 5.8 Address Break Block Diagram

### 5.7.3 Operation

If the CPU prefetches an address specified in BAR by setting ABRKCR and BAR, an address break interrupt can be generated. This address break function generates an interrupt request to the interrupt controller at prefetch, and determines the priority by the interrupt controller. When an interrupt is accepted, an interrupt exception handling is activated after the current instruction has been completed. Note that the interrupt mask control according to the I and UI bits in CCR of the CPU is invalid to an address break interrupt.

To use the address break function, set each register as follows:

- 1. Set a break address in the A23 to A1 bits in BAR.
- 2. Set the BIE bit in ABRKCR to 1 to enable the address break.

When the BIE bit is cleared to 0, an address break is not requested.

When the setting conditions are satisfied, the CMF flag in ABRKCR is set to 1 to request an interrupt. The interrupt source should be determined by the interrupt handling routine if necessary.

### 5.7.4 Usage Notes

- 1. In an address break, the break address should be an address where the first byte of the instruction exists. Otherwise, a break condition will not be satisfied.
- 2. In normal mode, addresses A23 to A16 are not compared.
- 3. When the branch instructions (Bcc, BSR), jump instructions (JMP, JSR), RST instruction, and RTE instruction are placed immediately prior to the address specified by BAR, a prefetch signal to the address may be output to request an address break by executing these instruction. It is necessary to take countermeasures: do not set a break address to an address immediately after these instructions, or determine whether interrupt handling is performed by satisfaction of a normal condition.
- 4. An address break interrupt is generated by combining the internal prefetch signal and an address. Therefore, the timing to enter the interrupt exception handling differs according to the instructions at the specified and at prior addresses and execution cycles.

Figure 5.9 shows an example of address timing.




Figure 5.9 Address Break Timing Example



# 5.8 Usage Notes

### 5.8.1 Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupt requests, the disabling becomes effective after execution of the instruction. When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored. The same rule is also applied when an interrupt source flag is cleared to 0. Figure 5.10 shows an example in which the CMIEA bit in the TMR's TCR register is cleared to 0.

The above conflict will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.




Figure 5.10 Conflict between Interrupt Generation and Disabling

### 5.8.2 Instructions that Disable Interrupts

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions are executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit or UI bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

### 5.8.3 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction. Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1

### 5.8.4 IRQ Status Register (ISR)

According to the pin status after a reset, IRQnF may be set to 1, so ISR should be read after a reset to write 0. (n = 7 to 0)



# Section 6 Bus Controller (BSC)

Since this LSI does not have an externally extended function, it does not have an on-chip bus controller (BSC). Considering the software compatibility with similar products, you must be careful to set appropriate values to the control registers for the bus controller.

# 6.1 **Register Descriptions**

The bus controller has the following registers.

- Bus control register (BCR)
- Wait state control register (WSCR)

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	R/W	Reserved
				The initial value should not be changed.
6	ICIS0	1	R/W	Idle Cycle Insertion
				The initial value should not be changed.
5	BRSTRM	0	R/W	Burst ROM Enable
				The initial value should not be changed.
4	BRSTS1	1	R/W	Burst Cycle Select 1
				The initial value should not be changed.
3	BRSTS0	0	R/W	Burst Cycle Select 0
				The initial value should not be changed.
2	_	1	R/W	Reserved
				The initial value should not be changed.
1	IOS1	1	R/W	IOS Select 1, 0
0	IOS0	1	R/W	The initial value should not be changed.

### 6.1.1 Bus Control Register (BCR)

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R/W	Reserved
			R/W	The initial value should not be changed.
5	ABW	1	R/W	Bus Width Control
				The initial value should not be changed.
4	AST	1	R/W	Access State Control
				The initial value should not be changed.
3	WMS1	0	R/W	Wait Mode Select 1, 0
2	WMS0	0	R/W	The initial value should not be changed.
1	WC1	1	R/W	Wait Count 1, 0
0	WC0	1	R/W	The initial value should not be changed.

## 6.1.2 Wait State Control Register (WSCR)



# Section 7 I/O Ports

## 7.1 Overview

This LSI has eleven I/O ports (ports 1 to 9\*, A, and B).

Table 7.1 is a summary of the port functions. The pins of each port also have other functions.

Each port includes a data direction register (DDR) that controls input/output and data registers (DR, ODR) that store output data.

Ports 1 to 3, 6, A, and B have an on-chip input pull-up MOS function. For ports A and B, the on/off status of the input pull-up MOS is controlled by DDR and ODR. Ports 1 to 3 and 6 have an input pull-up MOS control register (PCR), in addition to DDR, to control the on/off status of the input pull-up MOS.

Ports 1 to 9\*, A, and B can drive a single TTL load and 30 pF capacitive load. All the I/O ports can drive a Darlington transistor when in output mode. Ports 1 to 3 can drive an LED (10 mA sink current).

Port A input and output use by the VccB power supply, which is independent of the Vcc power supply. When the VccB voltage is 5V, the pins on port A will be 5-V tolerant.

PA4 to PA7 of port A have bus-buffer drive capability.

P52 in port 5, P97 in port 9, P86 in port 8 and P42 in port 4 are NMOS push-pull outputs. P52, P97, P86 and P42 are thus 5-V tolerant, with DC characteristics that are dependent on the Vcc voltage.

For the P42, P52/ExSCK1, P86/SCK1, and P97 outputs, connect pull-up resistors to pins to raise output-high-level voltage.

Note: \* The program development tool (emulator) does not support the output of port 7.

Table 7.1 Port runctions of H85/2110B	Table 7.1	Port Functions of H8S/2110B
---------------------------------------	-----------	-----------------------------

Port	Description	Mode 2, 3	I/O Status
Port 1	General I/O port	P17	On-chip
		MOSs	input pull-up
		P15	10035
		P14	
		P13	
		P12	
		P11	
		P10	
Port 2	General I/O port	P27	On-chip
		P26	input pull-up MOSs
		P25	
		P24	
		P23	
		P22	
		P21	
		P20	
Port 3	General I/O port also	P37/SERIRQ	On-chip
	functioning as LPC input/output pins	P36/LCLK	input pull-up MOSs
		P35/LRESET	10035
		P34/LFRAME	
		P33/LAD3	
		P32/LAD2	
		P31/LAD1	
		P30/LAD0	



Port	Description	Mode 2, 3	I/O Status
Port 4	General I/O port also	P47/PWX1	
	functioning as PWMX output, TMR_0 and TMR_1	P46/PWX0	
	input/output, and IIC_1	P45/TMRI1	
	input/output pins	P44/TMO1	
		P43/TMCI1	
		P42/TMRI0/SDA1	
		P41/TMO0	
		P40/TMCI0	
Port 5	General I/O port also	P52/ExSCK1*1/SCL0	
	functioning as SCI_1 extended input/output and IIC_0 input/output pins	P51/ExRxD1 <sup>*1</sup>	
		P50/ExTxD1 <sup>*1</sup>	
Port 6	General I/O port also	P67/TMOX/KIN7/IRQ7	On-chip
	functioning as interrupt input, FRT input/output,	P66/FTOB/KIN6/IRQ6	input pull-up MOSs
	TMR_X input/output,	P65/FTID/KIN5	MOSS
	TMR_Y output, and key-	P64/FTIC/KIN4	
	sense interrupt input	P63/FTIB/KIN3	
		P62/FTIA/KIN2/TMIY	
		P61/FTOA/KIN1	
		P60/FTCI/KIN0/TMIX	
Port 7	General I/O port <sup>*2</sup> also	P77 <sup>*2</sup> /ExTMOX <sup>*1</sup>	
	functioning as TMR_X extended output and	P76 <sup>*2</sup> /TMOY <sup>*1</sup>	
	TMR_Y output pins	P75 <sup>*2</sup>	
		P74 <sup>*2</sup>	
		P73 <sup>*2</sup>	
		P72 <sup>*2</sup>	
		P71 <sup>*2</sup>	
		P70 <sup>*2</sup>	

Section 7 I/O Ports

Port	Description	Mode 2, 3	I/O Status
Port 8	General I/O port also	P86/IRQ5/SCK1/SCL1	
	functioning as interrupt input, SCI_1 input/output,	P85/IRQ4/RxD1	
	LPC input/output, and	P84/IRQ3/TxD1	
	IIC_1 input/output pins	P83/LPCPD	
		P82/CLKRUN	
		P81/GA20	
		P80/PME	
Port 9	General I/O port also	P97/SDA0	
	functioning as IIC_0 input/output, subclock	P96/ø/EXCL	
	input, of output, and	P95	
	interrupt input	P94	
		P93	
		P92/IRQ0	
		P91/IRQ1	
		P90/IRQ2	
Port A		PA7/KIN15/PS2CD	On-chip
	functioning as key-sense interrupt input, and	PA6/KIN14/PS2CC	input pull-up MOSs
	keyboard buffer controller	PA5/KIN13/PS2BD	10005
	input/output pins	PA4/KIN12/PS2BC	
		PA3/KIN11/PS2AD	
		PA2/KIN10/PS2AC	
		PA1/KIN9	
		PA0/KIN8	
Port B	General I/O port also	PB7/WUE7	On-chip
	functioning as wakeup	PB6/WUE6	input pull-up MOSs
	event interrupt input, and LPC input/output pins	PB5/WUE5	10005
		PB4/WUE4	
		PB3/WUE3	
		PB2/WUE2	
		PB1/WUE1/LSCI	
		PB0/WUE0/LSMI	

Notes: 1. The program development tool (emulator) does not support this function.

2. The program development tool (emulator) does not support the output.

# 7.2 Port 1

Port 1 is an 8-bit I/O port. Port 1 has an on-chip input pull-up MOS function that can be controlled by software. Port 1 has the following registers.

- Port 1 data direction register (P1DDR)
- Port 1 data register (P1DR)
- Port 1 pull-up MOS control register (P1PCR)

### 7.2.1 Port 1 Data Direction Register (P1DDR)

P1DDR specifies input or output for the pins of port 1 on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P17DDR	0	W	The corresponding port 1 pins are output ports
6	P16DDR	0	W	when the P1DDR bits are set to 1, and input port when the P1DDR bits are cleared to 0.
5	P15DDR	0	W	
4	P14DDR	0	W	
3	P13DDR	0	W	_
2	P12DDR	0	W	_
1	P11DDR	0	W	—
0	P10DDR	0	W	_

### 7.2.2 Port 1 Data Register (P1DR)

P1DR stores output data for the port 1 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P17DR	0	R/W	If a port 1 read is performed while the P1DDR bits
6	P16DR	0	R/W	are set to 1, the P1DR values are read. If a port read is performed while the P1DDR bits are
5	P15DR	0	R/W	cleared to 0, the pin states are read.
4	P14DR	0	R/W	
3	P13DR	0	R/W	
2	P12DR	0	R/W	_
1	P11DR	0	R/W	_
0	P10DR	0	R/W	_

### 7.2.3 Port 1 Pull-Up MOS Control Register (P1PCR)

P1PCR controls the on/off status of the port 1 on-chip input pull-up MOSs.

Bit	Bit Name	Initial Value	R/W	Description
7	P17PCR	0	R/W	When a P1PCR bit is set to 1 with the input port
6	P16PCR	0	R/W	setting, the input pull-up MOS is turned on.
5	P15PCR	0	R/W	—
4	P14PCR	0	R/W	
3	P13PCR	0	R/W	—
2	P12PCR	0	R/W	—
1	P11PCR	0	R/W	—
0	P10PCR	0	R/W	—

#### 7.2.4 Pin Functions

• P17 to P10

The pin function is switched as shown below according to the status of the P1nDDR bit.

P1nDDR	0	1
Pin Function	P17 to P10 input pins	P17 to P10 output pins
Natar 7 to 0		

Note: n = 7 to 0

### 7.2.5 Port 1 Input Pull-Up MOS

Port 1 has an on-chip input pull-up MOS function that can be controlled by software. This input pull-up MOS function can be specified as on or off on a bit-by-bit basis.

Table 7.2 summarizes the input pull-up MOS states.

### Table 7.2 Input Pull-Up MOS States (Port 1)

Reset	Hardware	Software	In Other
	Standby Mode	Standby Mode	Operations
Off	Off	On/Off	On/Off

Legend:

Off: Input pull-up MOS is always off.

On/Off: On when the pin is in the input state, P1DDR = 0, and P1PCR = 1; otherwise off.



# 7.3 Port 2

Port 2 is an 8-bit I/O port. Port 2 has an on-chip input pull-up MOS function that can be controlled by software. Port 2 has the following registers.

- Port 2 data direction register (P2DDR)
- Port 2 data register (P2DR)
- Port 2 pull-up MOS control register (P2PCR)

### 7.3.1 Port 2 Data Direction Register (P2DDR)

P2DDR specifies input or output for the pins of port 2 on a bit-by-bit basis.

7P27DDR0WThe corresponding port 2 pins are output ports6P26DDR0Wwhen P2DDR bits are set to 1, and input ports5P25DDR0W4P24DDR0W3P23DDR0W	Bit	Bit Name	Initial Value	R/W	Description
6P26DDR0W5P25DDR0W4P24DDR0W	7	P27DDR	0	W	
5         P25DDR         0         W           4         P24DDR         0         W	6	P26DDR	0	W	· · · ·
	5	P25DDR	0	W	
3 P23DDR 0 W	4	P24DDR	0	W	
	3	P23DDR	0	W	
2 P22DDR 0 W	2	P22DDR	0	W	
1 P21DDR 0 W	1	P21DDR	0	W	
0 P20DDR 0 W	0	P20DDR	0	W	

### 7.3.2 Port 2 Data Register (P2DR)

P2DR stores output data for port 2.

Bit	Bit Name	Initial Value	R/W	Description
7	P27DR	0	R/W	If a port 2 read is performed while P2DDR bits are
6	P26DR	0	R/W	<ul> <li>set to 1, the P2DR values are read directly,</li> <li>regardless of the actual pin states. If a port 2 read</li> </ul>
5	P25DR	0	R/W	is performed while P2DDR bits are cleared to 0,
4	P24DR	0	R/W	the pin states are read.
3	P23DR	0	R/W	_
2	P22DR	0	R/W	_
1	P21DR	0	R/W	
0	P20DR	0	R/W	—

### 7.3.3 Port 2 Pull-Up MOS Control Register (P2PCR)

Bit	Bit Name	Initial Value	R/W	Description
7	P27PCR	0	R/W	The input pull-up MOS is turned on when a
6	P26PCR	0	R/W	P2PCR bit is set to 1 in the input port state.
5	P25PCR	0	R/W	
4	P24PCR	0	R/W	
3	P23PCR	0	R/W	
2	P22PCR	0	R/W	
1	P21PCR	0	R/W	
0	P20PCR	0	R/W	_

P2PCR controls the port 2 on-chip input pull-up MOSs.

### 7.3.4 Pin Functions

• P27 to P20

The pin function is switched as shown below according to the status of the P2nDDR bit.

P2nDDR	0	1
Pin Function	P27 to P20 input pins	P27 to P20 output pins
NL 1 7 1 0		

Note: n = 7 to 0

### 7.3.5 Port 2 Input Pull-Up MOS

Port 2 has an on-chip input pull-up MOS function that can be controlled by software. This input pull-up MOS function can be specified as on or off on a bit-by-bit basis.

Table 7.3 summarizes the input pull-up MOS states.

### Table 7.3Input Pull-Up MOS States (Port 2)

Reset	Hardware	Software	In Other
	Standby Mode	Standby Mode	Operations
Off	Off	On/Off	On/Off

Legend:

Off: Input pull-up MOS is always off.

On/Off: On when the pin is in the input state, P2DDR = 0, and P2PCR = 1; otherwise off.



# 7.4 Port 3

Port 3 is an 8-bit I/O port. Port 3 pins also function as LPC input/output pins. Port 3 has the following registers.

- Port 3 data direction register (P3DDR)
- Port 3 data register (P3DR)
- Port 3 pull-up MOS control register (P3PCR)

### 7.4.1 Port 3 Data Direction Register (P3DDR)

P3DDR specifies input or output for the pins of port 3 on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P37DDR	0	W	The corresponding port 3 pins are output ports
6	P36DDR	0	W	when P3DDR bits are set to 1, and input ports when P3DDR bits are cleared to 0.
5	P35DDR	0	W	
4	P34DDR	0	W	
3	P33DDR	0	W	
2	P32DDR	0	W	
1	P31DDR	0	W	
0	P30DDR	0	W	—

### 7.4.2 Port 3 Data Register (P3DR)

P3DR stores output data of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7	P37DR	0	R/W	If a port 3 read is performed while P3DDR bits are
6	P36DR	0	R/W	<ul> <li>set to 1, the P3DR values are read directly,</li> <li>regardless of the actual pin states. If a port 3 read</li> </ul>
5	P35DR	0	R/W	is performed while P3DDR bits are cleared to 0,
4	P34DR	0	R/W	the pin states are read.
3	P33DR	0	R/W	
2	P32DR	0	R/W	
1	P31DR	0	R/W	—
0	P30DR	0	R/W	_

### 7.4.3 Port 3 Pull-Up MOS Control Register (P3PCR)

P3PCR controls the port 3 on-chip input pull-up MOSs on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P37PCR	0	R/W	The input pull-up MOS is turned on when a P3PCR
6	P36PCR	0	R/W	bit is set to 1 in the input port state.
5	P35PCR	0	R/W	The input pull-up MOS function cannot be used when the host interface is enabled.
4	P34PCR	0	R/W	
3	P33PCR	0	R/W	_
2	P32PCR	0	R/W	_
1	P31PCR	0	R/W	_
0	P30PCR	0	R/W	

### 7.4.4 Pin Functions

• P37/SERIRQ, P36/LCLK, P35/LRESET, P34/LFRAME, P33/LAD3, P32/LAD2, P31/LAD1, P30/LAD0

The pin function is switched as shown below according to the combination of the HI12E bit in SYSCR2, the LPC3E to LPC1E bits in HICR0 of host interface (LPC), and the P3nDDR bit.

LPCmE	AI	Not all 0	
HI12E	(	0	
P3nDDR	0 1		0
Pin Function	P37 to P30 input pins	P37 to P30 output pins	LPC input/output pins

Note: \* The combination of bits not described in the above table must not be used.

m = 3 to 1: LPC input/output pins (SERIRQ, LCLK,  $\overline{LRESET}$ ,  $\overline{LFRAME}$ , LAD3 to LAD0) when at least one of LPC3E to LPC1E is set to 1.

n = 7 to 0



### 7.4.5 Port 3 Input Pull-Up MOS

Port 3 has an on-chip input pull-up MOS function that can be controlled by software. This input pull-up MOS function can be specified as on or off on a bit-by-bit basis.

Table 7.4 summarizes the input pull-up MOS states.

### Table 7.4Input Pull-Up MOS States (Port 3)

Reset	Hardware	Software	In Other
	Standby Mode	Standby Mode	Operations
Off	Off	On/Off	On/Off

Legend:

Off: Input pull-up MOS is always off.

On/Off: On when the pin is in the input state, P3DDR = 0, and P3PCR = 1; otherwise off.

# 7.5 Port 4

Port 4 is an 8-bit I/O port. Port 4 pins also function as PWMX output pins, TMR\_0 and TMR\_1 I/O pins, and the IIC\_1 I/O pin. The output type of P42 is NMOS push-pull output. The output type of SDA1 is NMOS open-drain output. Port 4 has the following registers.

- Port 4 data direction register (P4DDR)
- Port 4 data register (P4DR)

### 7.5.1 Port 4 Data Direction Register (P4DDR)

P4DDR specifies input or output for the pins of port 4 on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P47DDR	0	W	When a bit in P4DDR is set to 1, the corresponding
6	P46DDR	0	W	pin functions as an output port, and when cleared to 0, as an input port.
5	P45DDR	0	W	As 14-bit PWM is initialized in software standby
4	P44DDR	0	W	mode, the pin states are determined by the
3	P43DDR	0	W	TMR_0, TMR_1, IIC_1, P4DDR, and P4DR — specifications.
2	P42DDR	0	W	- specifications.
1	P41DDR	0	W	
0	P40DDR	0	W	

### 7.5.2 Port 4 Data Register (P4DR)

P4DR stores output data for port 4.

Bit	Bit Name	Initial Value	R/W	Description
7	P47DR	0	R/W	If a port 4 read is performed while P4DDR bits are
6	P46DR	0	R/W	<ul> <li>set to 1, the P4DR values are read directly,</li> <li>regardless of the actual pin states. If a port 4 read is</li> </ul>
5	P45DR	0	R/W	performed while P4DDR bits are cleared to 0, the
4	P44DR	0	R/W	pin states are read.
3	P43DR	0	R/W	—
2	P42DR	0	R/W	
1	P41DR	0	R/W	—
0	P40DR	0	R/W	_
0	P40DR	0	R/W	_

### 7.5.3 Pin Functions

• P47/PWX1

The pin function is switched as shown below according to the combination of the OEB bit in DACR of the 14-bit PWM and the P47DDR bit.

OEB	(	1	
P47DDR	0	—	
Pin Function	P47 input pin	P47 output pin	PWX1 output pin

• P46/PWX0

The pin function is switched as shown below according to the combination of the OEA bit in DACR of the 14-bit PWM and the P46DDR bit.

OEA	(	1	
P46DDR	0	—	
Pin Function	P46 input pin	P46 output pin	PWX0 output pin

#### • P45/TMRI1

The pin function is switched as shown below according to the status of the P45DDR bit.

P45DDR	0	1
Pin Function	P45 input pin	P45 output pin
	TMRI1 i	nput pin

Note: \* When bits CCLR1 and CCLR0 in TCR1 of TMR\_1 are set to 1, this pin is used as the TMRI1 input pin.

#### • P44/TMO1

The pin function is switched as shown below according to the combination of the OS3 to OS0 bits in TCSR of TMR\_1 and the P44DDR bit.

OS3 to OS0	AI	Not all 0	
P44DDR	0		
Pin Function	P44 input pin	P44 output pin	TMO1 output pin

#### • P43/TMCI1

The pin function is switched as shown below according to the status of the P43DDR bit.

P43DDR	0	1
Pin Function	P43 input pin	P43 output pin
TMCI1		nput pin*

Note: \* When the external clock is selected by bits CKS2 to CKS0 in TCR1 of TMR\_1, this pin is used as the TMCI1 input pin.

#### • P42/TMRI0/SDA1

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC\_1 and the P42DDR bit.

ICE	(	1	
P42DDR	0 1		
Pin Function	P42 input pin	P42 output pin	SDA1 I/O pin
	TMRI0 input pin*		

Note: \* SDA1 is an NMOS-only output, and has direct bus drive capability.

When bits CCLR1 and CCLR0 in TCR0 of TMR\_0 are set to 1, this pin is used as the TMRI0 input pin.

When the P42 output pin is set, the output type is NMOS push-pull output.

#### • P41/TMO0

The pin function is switched as shown below according to the combination of the OS3 to OS0 bits in TCSR of TMR\_0 and the P41DDR bit.

OS3 to OS0	AI	Not all 0	
P41DDR	0		
Pin Function	P41 input pin	P41 output pin	TMO0 output pin

#### • P40/TMCI0

The pin function is switched as shown below according to the status of the P40DDR bit.

P40DDR	0 1					
Pin Function	P40 input pin	P40 output pin				
	TMCI0 input pin*					

Note: \* When an external clock is selected with bits CKS2 to CKS0 in TCR0 of TMR\_0, this pin is used as the TMCI0 input pin.

### 7.6 Port 5

Port 5 is a 3-bit I/O port. Port 5 pins also function as SCI\_1 extended I/O pins, and the IIC\_0 I/O pin. P52 and ExSCK1 are NMOS push-pull outputs, and SCL0 is an NMOS open-drain output. Port 5 has the following registers.

- Port 5 data direction register (P5DDR)
- Port 5 data register (P5DR)

### 7.6.1 Port 5 Data Direction Register (P5DDR)

P5DDR specifies input or output for the pins of port 5 on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7		All 1		Reserved
to 3				The initial value should not be changed.
2	P52DDR	0	W	The corresponding port 5 pins are output ports
1	P51DDR	0	W	when P5DDR bits are set to 1, and input ports when cleared to 0. As SCI 1 is initialized in
0	P50DDR	0	W	software standby mode, the pin states are determined by the IIC_0 ICCR, P5DDR, and P5DR specifications.

#### 7.6.2 Port 5 Data Register (P5DR)

P5DR stores output data for port 5 pins.

Bit	Bit Name	Initial Value	R/W	Description
7		All 1		Reserved
to 3				The initial value should not be changed.
2	P52DR	0	R/W	If a port 5 read is performed while P5DDR bits are
1	P51DR	0	R/W	set to 1, the P5DR values are read directly, regardless of the actual pin states. If a port 5 read
0	P50DR	0	R/W	is performed while P5DDR bits are cleared to 0, the pin states are read.

#### 7.6.3 Pin Functions

#### • P52/ExSCK1\*/SCL0

The pin function is switched as shown below according to the combination of the CKE1 and CKE0 bits in SCR, the  $C/\overline{A}$  bit in SMR of SCI\_1, the SPS1 bit\* in SPSR, the ICE bit in ICCR of IIC\_0, and the P52DDR bit.

SPS1*	0			1					
ICE	(	0	1					1	
CKE1				0			1	0	
C/Ā				0 1				0	
CKE0				0		1			0
P52DDR	0	1		0	1				
Pin Function	P52 input pin	P52 output pin	SCL0 I/O pin	P52 input pin	P52 output pin	ExSCK1* output pin	ExSCK1* output pin	ExSCK1* input pin	SCL0 I/O pin

Note: \* When this pin is used as the SCL0 I/O pin by setting 1 to the SPS1 bit of SPSR, bits CKE1 and CKE0 in SCR of SCI\_1 and bit C/A in SMR must all be cleared to 0. SCL0 is an NMOS open-drain output.

When set as the P52 output pin or ExSCK1 output pin, this pin is an NMOS push-pull output.

The program development tool (emulator) does not support this function.

### • P51/ExRxD1\*

The pin function is switched as shown below according to the combination of the RE bit in SCR of SCI\_1, the SPS1 bit\* in SPSR, and the P51DDR bit.

SPS1*	(	)	1		
RE			(	1	
P51DDR	0	1	0	1	
Pin Function	P51 input pin	P51 output pin	P51 input pin	P51 output pin	ExRxD1 input pin*

Note: \* The program development tool (emulator) does not support this function.

### P50/ExTxD1\*

The pin function is switched as shown below according to the combination of the TE bit in SCR of SCI\_1, the SPS1 bit\* in SPSR, and the P50DDR bit.

SPS1*	(	)	1		
TE			(	1	
P50DDR	0	1	0	1	
Pin Function	P50 input pin	P50 output pin	P50 input pin	P50 output pin	ExTxD1 output pin <sup>*</sup>

Note: \* The program development tool (emulator) does not support this function.



## 7.7 Port 6

Port 6 is an 8-bit I/O port. Port 6 pins also function as the FRT I/O pins, TMR\_X I/O pins, TMR\_Y input pin, key-sense interrupt input pins, and interrupt input pins. The port 6 input level can be switched in four stages. Port 6 has the following registers.

- Port 6 data direction register (P6DDR)
- Port 6 data register (P6DR)
- Port 6 pull-up MOS control register (KMPCR)
- System control register 2 (SYSCR2)

### 7.7.1 Port 6 Data Direction Register (P6DDR)

P6DDR specifies input or output for the pins of port 6 on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P67DDR	0	W	The corresponding port 6 pins are output ports
6	P66DDR	0	W	when P6DDR bits are set to 1, and input ports when cleared to 0.
5	P65DDR	0	W	
4	P64DDR	0	W	
3	P63DDR	0	W	
2	P62DDR	0	W	
1	P61DDR	0	W	
0	P60DDR	0	W	

## Renesas

### 7.7.2 Port 6 Data Register (P6DR)

P6DR stores output data for port 6.

Bit	Bit Name	Initial Value	R/W	Description
7	P67DR	0	R/W	If a port 6 read is performed while P6DDR bits are
6	P66DR	0	R/W	<ul> <li>set to 1, the P6DR values are read directly,</li> <li>regardless of the actual pin states. If a port 6 read</li> </ul>
5	P65DR	0	R/W	is performed while P6DDR bits are cleared to 0,
4	P64DR	0	R/W	the pin states are read.
3	P63DR	0	R/W	_
2	P62DR	0	R/W	
1	P61DR	0	R/W	—
0	P60DR	0	R/W	_

### 7.7.3 Port 6 Pull-Up MOS Control Register (KMPCR)

KMPCR controls the port 6 on-chip input pull-up MOSs on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	KM7PCR	0	R/W	The input pull-up MOS is turned on when a
6	KM6PCR	0	R/W	— KMPCR bit is set to 1 with the input port setting.
5	KM5PCR	0	R/W	—
4	KM4PCR	0	R/W	
3	KM3PCR	0	R/W	—
2	KM2PCR	0	R/W	—
1	KM1PCR	0	R/W	—
0	KM0PCR	0	R/W	_



### 7.7.4 System Control Register 2 (SYSCR2)

SYSCR2 controls the port 6 operations.

Bit Name	Initial Value	R/W	Description
KWUL1	0	R/W	Key wakeup levels 1 and 0
KWUL0	0	R/W	Sets the input level of port 6. The input level of pins functioning as port 6 is also changed.
			00: Standard input level
			01: Input level 1
			10: Input level 2
			11: Input level 3
P6PUE	0	R/W	Port 6 input pull-up MOS extra
			Selects the power specifications of the input pull- up MOS for port 6.
			0: Standard power specifications
			1: Restricted power specifications
	0	R/W	Reserved
			The initial value should not be changed.
	All 0	R/W	Reserved
			The initial value should not be changed.
HI12E	0	R/W	Host interface enabled
			The initial value should not be changed.
	KWUL1 KWUL0 P6PUE	KWUL1       0         KWUL0       0         P6PUE       0         0       0         All 0       0	KWUL1         0         R/W           KWUL0         0         R/W           P6PUE         0         R/W           0         R/W         All 0         R/W

### 7.7.5 Pin Functions

### • P67/TMOX/KIN7/IRQ7

The pin function is switched as shown below according to the combination of the OS3 to OS0 bits in TCSR of TMR\_X, the OSX bit<sup>\*2</sup> in TCRXY, and the P67DDR bit.

OSX <sup>*2</sup>	0			1	
OS3 to OS0	All 0		Not all 0		
P67DDR	0	1		0	1
Pin Function	P67 input pin	P67 output pin	TMOX output pin	P67 input pin	P67 output pin
		IRQ7 input pin, KIN7 in			

Notes: 1. This pin is used as the IRQ7 input pin when bit IRQ7E is set to 1 in IER. It can always be used as the KIN7 input pin.

2. The program development tool (emulator) does not support this function.

### • P66/FTOB/KIN6/IRQ6

The pin function is switched as shown below according to the combination of the OEB bit in TOCR of the FRT and the P66DDR bit.

OEB	0		1
P66DDR	0	1	
Pin Function	P66 input pin	P66 output pin	FTOB output pin
	IRQ6 input pin, KIN6 input pin*		

Note: \* This pin is used as the IRQ6 input pin when bit IRQ6E is set to 1 in IER while the KMIMR6 bit in KMIMR is 0. It can always be used as the KIN6 input pin.

#### • P65/FTID/KIN5

P65DDR	0	Х
Pin Function	P65 input pin	P65 output pin
	FTID input pin, KIN5 input pin*	

Note: \* This pin can always be used as the FTID or  $\overline{\text{KIN5}}$  input pin.

#### • P64/FTIC/KIN4

The pin function is switched as shown below according to the status of the P64DDR bit.

P64DDR	0	1
Pin Function	P64 input pin	P64 output pin
	FTIC input pin, KIN4 input pin*	

Note: \* This pin can always be used as the FTIC or  $\overline{\text{KIN4}}$  input pin.

#### • P63/FTIB/KIN3

P63DDR	0	1
Pin Function	P63 input pin	P63 output pin
	FTIB input pin,	KIN3 input pin <sup>*</sup>

Note: \* This pin can always be used as the FTIB or  $\overline{\text{KIN3}}$  input pin.

#### • P62/FTIA/KIN2/TMIY

P62DDR	0	1
Pin Function	P62 input pin	P62 output pin
	FTIA input pin, TMIY input pin, $\overline{\text{KIN2}}$ input pin*	

Note: \* This pin can always be used as the FTIA, TMIY, or KIN2 input pin.

#### • P61/FTOA/KIN1

The pin function is switched as shown below according to the combination of the OEA bit in TOCR of the FRT, and the P61DDR bit.

OEA	0		1
P61DDR	0	1	
Pin Function	P61 input pin	P61 output pin	FTOA input pin
	KIN1 input pin*		

Note: \* This pin can always be used as the  $\overline{\text{KIN1}}$  input pin.

#### • P60/FTCI/KIN0/TMIX

P60DDR	0	1
Pin Function	P60 input pin	P60 output pin
	FTCI input pin, TMIX input pin, KIN0 input pin*	

Note: \* This pin is used as the FTCI input pin when an external clock is selected with bits CKS1 and CKS0 in TCR of the FRT. It can always be used as the TMIX or KIN0 input pin.

### 7.7.6 Port 6 Input Pull-Up MOS

Port 6 has an on-chip input pull-up MOS function that can be controlled by software. This input pull-up MOS function can be specified as on or off on a bit-by-bit basis.

The input pull-up MOS current specification can be changed by means of the P6PUE bit. When a pin is designated as an on-chip peripheral module output pin, the input pull-up MOS is always off.

Table 7.5 summarizes the input pull-up MOS states.

### Table 7.5Input Pull-Up MOS States (Port 6)

Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations	
Off	Off	On/Off	On/Off	

Legend:

Off: Input pull-up MOS is always off.

On/Off: On when the pin is in the input state, P6DDR = 0, and KMPCR = 1; otherwise off.

## 7.8 Port 7

Port 7 is an 8-bit I/O port<sup>\*1</sup>. Port 7 pins also function as the TMR\_X extended output pins (ExTMOX)<sup>\*2</sup> and TMR\_Y output pins (TMOY)<sup>\*2</sup>. Port 7 has the following registers.

- Port 7 input data register (P7PIN)
- Port 7 data direction register (P7DDR)<sup>\*2</sup>
- Port 7 output data register (P7ODR)<sup>\*2</sup>

Notes: 1. The program development tool (emulator) does not support the output.

2. The program development tool (emulator) does not support this function.



### 7.8.1 Port 7 Input Data Register (P7PIN)

P7PIN reflects the pin states of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	P77PIN	Undefined*	R	When a P7PIN read is performed, the pin states
6	P76PIN	Undefined*	R	<ul> <li>are always read. P7PIN has the same address as</li> <li>PBDDR; if a write is performed, data will be written</li> </ul>
5	P75PIN	Undefined*	R	into PBDDR and the port B setting will be
4	P74PIN	Undefined*	R	changed.
3	P73PIN	Undefined*	R	
2	P72PIN	Undefined*	R	
1	P71PIN	Undefined*	R	
0	P70PIN	Undefined*	R	_
4 3 2 1	P74PIN           P73PIN           P72PIN           P71PIN	Undefined* Undefined* Undefined* Undefined*	R R R R	into PBDDR and the port B setting will be

Note: \* Determined by the pin states of P77 to P70.

#### 7.8.2 Port 7 Data Direction Register (P7DDR)

P7DDR specifies input or output for the pins of port 7 on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P77DDR	0	W	The corresponding port 7 pins are output ports
6	P76DDR	0	W	when P7DDR bits are set to 1, and input ports when P7DDR bits are cleared to 0.
5	P75DDR	0	W	
4	P74DDR	0	W	
3	P73DDR	0	W	
2	P72DDR	0	W	
1	P71DDR	0	W	
0	P70DDR	0	W	

Note: The program development tool (emulator) does not support this register.

### 7.8.3 Port 7 Output Data Register (P7ODR)

Bit	Bit Name	Initial Value	R/W	Description
7	P770DR	0	R/W	P7ODR can always be read or written to,
6	P76ODR	0	R/W	regardless of the contents of P7DDR.
5	P75ODR	0	R/W	
4	P740DR	0	R/W	_
3	P73ODR	0	R/W	
2	P72ODR	0	R/W	
1	P710DR	0	R/W	
0	P70ODR	0	R/W	_

P7ODR stores output for the pins of port 7.

Note: The program development tool (emulator) does not support this register.

#### 7.8.4 **Pin Functions**

• P77/ExTMOX\*

The pin function is switched as shown below according to the combination of the OSX bit\* in TCRXY of TMR\_X, OS3 to OS0 bits, and P77DDR\*.

OSX*	(	)	1		
OS3 to OS0			AI	0	Not all 0
P77DDR*	0	1	0	1	
Pin Function	P77 input pin	P77 output pin*	P77 input pin	P77 output pin*	ExTMOX output pin*

Note: \* The program development tool (emulator) does not support this function.

• P76/TMOY\*

The pin function is switched as shown below according to the combination of the OEY bit\* in TCRXY of TMR\_X, OS3 to OS0 bits, and P76DDR\*.

OEY*	(	)	1		
OS3 to OS0			AI	10	Not all 0
P76DDR*	0	1	0	1	
Pin Function	P76 input pin	P76 output pin*	P76 input pin	P76 output pin*	TMOY output pin*

Note: \* The program development tool (emulator) does not support this function.

• P75 to P70

The pin function is switched as shown below according to the status of P7nDDR\*.

P7nDDR*	0	1
Pin Function	P7n input pin	P7n output pin*

Note: \* The program development tool (emulator) does not support this function. (n = 5 to 0)

### 7.9 Port 8

Port 8 is an 8-bit I/O port. Port 8 pins also function as SCI\_1 I/O pins, the IIC\_1 I/O pin, LPC I/O pins, and interrupt input pins. The output type of P86 and SCK1 is NMOS push-pull output. The output type of SCL1 is NMOS open-drain output and direct bus driving is enabled. Port 8 has the following registers.

- Port 8 data direction register (P8DDR)
- Port 8 data register (P8DR)

#### 7.9.1 Port 8 Data Direction Register (P8DDR)

Bit	Bit Name	Initial Value	R/W	Description
7		1		Reserved
				The initial value should not be changed.
6	P86DDR	0	W	P8DDR has the same address as PBPIN, and if
5	P85DDR	0	W	read, the port B state will be returned.
4	P84DDR	0	W	The corresponding port 8 pins are output ports when P8DDR bits are set to 1, and input ports
3	P83DDR	0	W	when cleared to 0.
2	P82DDR	0	W	_
1	P81DDR	0	W	_
0	P80DDR	0	W	

P8DDR specifies input or output for the pins of port 8 on a bit-by-bit basis.

### 7.9.2 Port 8 Data Register (P8DR)

Bit	Bit Name	Initial Value	R/W	Description
7		1		Reserved
				The initial value should not be changed.
6	P86DR	0	R/W	If a port 8 read is performed while P8DDR bits are
5	P85DR	0	R/W	set to 1, the P8DR values are read directly, regardless of the actual pin states. If a port 8 read
4	P84DR	0	R/W	is performed while P8DDR bits are cleared to 0,
3	P83DR	0	R/W	the pin states are read.
2	P82DR	0	R/W	—
1	P81DR	0	R/W	—
0	P80DR	0	R/W	—

P8DR stores output data for the port 8 pins (P86 to P80).

#### 7.9.3 Pin Functions

• P86/IRQ5/ SCK1/SCL1

The pin function is switched as shown below according to the combination of the CKE1 and CKE0 bits in SCR of SCI\_1, the  $C/\overline{A}$  bit in SMR of SCI\_1, the SPS1 bit\*<sup>2</sup> in SPSR, the ICE bit in ICCR of IIC\_1, and the P86DDR bit.

SPS1*2		0						1	
ICE			0			1	0	)	1
CKE1	0				1	0			
C/A	0			1		0			
CKE0	0		1			0			
P86DDR	0	1					0	1	
Pin Function	P86 input pin	P86 output pin	SCK1 output pin	SCK1 output pin	SCK1 input pin		P86 input pin	P86 output pin	SCL1 I/O pin
				IRC	25 input p	in <sup>*1</sup>			

Notes: 1. When the IRQ5E bit in IER is set to 1, this pin is used as the IRQ5 input pin. When this pin is used as the SCL1 I/O pin, bits CKE1 and CKE0 in SCR of SCI\_1 and bit C/Ā in SMR of SCI\_1 must all be cleared to 0. When the P86 output pin and SCK1 output pin are set, the output type is NMOS push-pull output. SCL1 is an NMOS-only output, and has direct bus drive capability.

2. The program development tool (emulator) does not support this function.

#### • $P85/\overline{IRQ4}/RxD1$

The pin function is switched as shown below according to the combination of the RE bit in SCR of SCI\_1, the SPS1 bit<sup>\*2</sup> in SPSR, and the P85DDR bit.

SPS1 <sup>*2</sup>		0	1		
RE	0		1		
P85DDR	0	1		0	1
Pin Function	P85 input pin	P85 output pin	RxD1 input pin	P85 input pin	P85 output pin
	IRQ4 input pin <sup>*1</sup>				

Notes: 1. When the IRQ4E bit in IER is set to 1, this pin is used as the  $\overline{IRQ4}$  input pin.

2. The program development tool (emulator) does not support this function.

### • P84/IRQ3/TxD1

The pin function is switched as shown below according to the combination of the TE bit in SCR of SCI\_1, the SPS1 bit<sup>\*2</sup> in SPSR, and the P84DDR bit.

SPS1 <sup>*2</sup>		0	1			
TE	0		1			
P84DDR	0	1		0	1	
Pin Function	P84 input pin	P84 output pin	TxD1 output pin	P84 input pin	P84 output pin	
	IRQ3 input pin <sup>*1</sup>					

Notes: 1. When the IRQ3E bit in IER is set to 1, this pin is used as the IRQ3 input pin.

2. The program development tool (emulator) does not support this function.

#### • P83/LPCPD

The pin function is switched as shown below according to the status of the P83DDR bit.

P83DDR	0	1	
Pin Function	P83 input pin	P83 output pin	
	LPCPD input pin*		

Note: \* When at least one of bits LPC3E to LPC1E is set to 1 in HICR0, this pin is used as the LPCPD input pin.

### • P82/CLKRUN

The pin function is switched as shown below according to the combination of the HI12E bit in SYSCR2, the LPC3E to LPC1E bits in HICR0, and the P82DDR bit.

LPC3E to LPC1E	All 0		Not all 0
HI12E	0		0*
P82DDR	0	1	0*
Pin Function	P82 input pin	P82 output pin	CLKRUN I/O pin

Note: \* When at least one of bits LPC3E to LPC1E is set to 1, bits HI12E and P82DDR should be cleared to 0.

#### • P81/GA20

The pin function is switched as shown below according to the combination of the HI12E bit in SYSCR2, the FGA20E bit in HICR0, and the P81DDR bit.

FGA20E		0	1
HI12E	0		0*
P81DDR	0	1	0*
Pin Function	P81 input pin	P81 output pin	GA20 output pin
		GA20 input pin	

Note: \*When bit FGA20E is set to 1 in HICR0, bits HI12E and P81DDR should be cleared to 0.

• P80/PME

The pin function is switched as shown below according to the combination of the HI12E bit in SYSCR2, the PMEE bit in HICR0, and the P80DDR bit.

PMEE	0		1
HI12E	0		0*
P80DDR	0	1	0*
Pin Function	P80 input pin	P80 output pin	PME output pin
		PME input pin	

Note: \* When bit PMEE is set to 1 in HICR0, bits HI12E and P80DDR should be cleared to 0.

## Renesas

## 7.10 Port 9

Port 9 is an 8-bit I/O port. Port 9 pins also function as the interrupt input pins, IIC\_0 I/O pin, subclock input pin, and system clock ( $\phi$ ) output pin. P97 is an NMOS push-pull output. SDA0 is an NMOS open-drain output, and has direct bus drive capability. Port 9 has the following registers.

- Port 9 data direction register (P9DDR)
- Port 9 data register (P9DR)

### 7.10.1 Port 9 Data Direction Register (P9DDR)

P9DDR specifies input or output for the pins of port 9 on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	P97DDR	0	W	When the corresponding P9DDR bits are set to 1, pin P96
6	P96DDR	0	W	functions as the $\phi$ output pin and pins P97 and P95 to P90 — become output ports. When P9DDR bits are cleared to 0.
5	P95DDR	0	W	the corresponding pins become input ports.
4	P94DDR	0	W	
3	P93DDR	0	W	—
2	P92DDR	0	W	—
1	P91DDR	0	W	—
0	P90DDR	0	W	

### 7.10.2 Port 9 Data Register (P9DR)

Bit	Bit Name	Initial Value	R/W	Description
7	P97DR	0	R/W	With the exception of P96, if a port 9 read is
6	P96DR	Undefined*	R	performed while P9DDR bits are set to 1, the P9DR values are read directly, regardless of the
5	P95DR	0	R/W	_actual pin states. If a port 9 read is performed
4	P94DR	0	R/W	while P9DDR bits are cleared to 0, the pin states
3	P93DR	0	R/W	— are read. — For P96, the pin state is always read.
2	P92DR	0	R/W	- For Foo, the pin state is always read.
1	P91DR	0	R/W	—
0	P90DR	0	R/W	_

P9DR stores output data for the port 9 pins.

Note: \* The initial value of bit 6 is determined according to the P96 pin state.

#### 7.10.3 Pin Functions

• P97/SDA0

The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC\_0 and the P97DDR bit.

ICE	0		1
P97DDR	0	1	
Pin Function	P97 input pin	P97 output pin	SDA0 I/O pin

Note: \* When this pin is set as the P97 output pin, it is an NMOS push-pull output. SDA0 is an NMOS open-drain output, and has direct bus drive capability.

• P96/\$/EXCL

The pin function is switched as shown below according to the combination of the EXCLE bit in LPWRCR and the P96DDR bit.

P96DDR	0		1
EXCLE	0 1		0
Pin Function	P96 input pin	EXCL input pin	φ output pin

Note: \*When this pin is used as the EXCL input pin, P96DDR should be cleared to 0.

#### • P95

The pin function is switched as shown below according to the status of the P95DDR bit.

P95DDR	0	1
Pin Function	P95 input pin	P95 output pin

#### • P94

The pin function is switched as shown below according to the status of the P94DDR bit.

P94DDR	0	1
Pin Function	P94 input pin	P94 output pin

#### • P93

The pin function is switched as shown below according to the status of the P93DDR bit.

P93DDR	0	1
Pin Function	P93 input pin	P93 output pin

#### • P92/IRQ0

The pin function is switched as shown below according to the status of the P92DDR bit.

P92DDR	0	1	
Pin Function	P92 input pin P92 output pin		
	IRQ0 input pin*		

Note: \* When bit IRQ0E in IER is set to 1, this pin is used as the IRQ0 input pin.

#### • P91/IRQ1

The pin function is switched as shown below according to the status of the P91DDR bit.

P91DDR	0	1		
Pin Function	P91 input pin	P91 output pin		
	IRQ1 input pin*			

Note: \* When bit IRQ1E in IER is set to 1, this pin is used as the IRQ1 input pin.

### • P90/IRQ2

The pin function is switched as shown below according to the status of the P90DDR bit.

P90DDR	0	1
Pin Function	P90 input pin	P90 output pin
	IRQ2 input pin*	

Note: \* When the IRQ2E bit in IER is set to 1, this pin is used as the IRQ2 input pin.

## 7.11 Port A

Port A is an 8-bit I/O port. Port A pins also function as keyboard buffer controller I/O pins, and key-sense interrupt input pins. Port A input/output operates by VccB power independent from the Vcc power. Up to 5 V can be applied to port A pins if VccB power is 5 V. Port A has the following registers. PADDR and PAPIN have the same address.

- Port A data direction register (PADDR)
- Port A output data register (PAODR)
- Port A input data register (PAPIN)

### 7.11.1 Port A Data Direction Register (PADDR)

PADDR specifies input or output for the pins of port A on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description	
7	PA7DDR	0	W	The corresponding port A pins are output ports	
6	PA6DDR	0	W	when PADDR bits are set to 1, and input ports when cleared to 0.	
5	PA5DDR	0	W	PA7 to PA2 pins are used as the keyboard buffer	
4	PA4DDR	0	W	controller I/O pins by setting the KBIOE bit to 1,	
3	PA3DDR	0	W	while the I/O direction according to PA7DDR t PA2DDR is ignored.	
2	PA2DDR	0	W	— PADDR is ignored. — PADDR has the same address as PAPIN, if read,	
1	PA1DDR	0	W	port A status is returned.	
0	PA0DDR	0	W		

### 7.11.2 Port A Output Data Register (PAODR)

Bit	Bit Name	Initial Value	R/W	Description
7	PA7ODR	0	R/W	PAODR can always be read or written to,
6	PA6ODR	0	R/W	regardless of the contents of PADDR.
5	PA5ODR	0	R/W	
4	PA40DR	0	R/W	
3	PA3ODR	0	R/W	_
2	PA2ODR	0	R/W	_
1	PA10DR	0	R/W	
0	PA0ODR	0	R/W	_

PAODR stores output data for port A.

### 7.11.3 Port A Input Data Register (PAPIN)

PAPIN indicates the port A state.

Bit	Bit Name	Initial Value	R/W	Description
7	PA7PIN	Undefined*	R	Reading PAPIN always returns the pin states.
6	PA6PIN	Undefined*	R	<ul> <li>PAPIN has the same address as PADDR. If a write</li> <li>is performed, the port A settings will change.</li> </ul>
5	PA5PIN	Undefined*	R	
4	PA4PIN	Undefined*	R	
3	PA3PIN	Undefined*	R	_
2	PA2PIN	Undefined*	R	—
1	PA1PIN	Undefined*	R	—
0	PA0PIN	Undefined*	R	—

Note: \* The initial value is determined according to the PA7 to PA0 pin states.

### 7.11.4 Pin Functions

### • PA7/KIN15/PS2CD

The pin function is switched as shown below according to the combination of the KBIOE bit in KBCRH\_2 of the keyboard buffer controller, and the PA7DDR bit.

KBIOE	(	1	
PA7DDR	0		
Pin Function	PA7 input pin	PA7 output pin	PS2CD output pin
	KIN15 input pin, PS2CD input pin*		

Note: \* When the KBIOE bit is set to 1 or the IICS bit in STCR is set to 1, this pin is an NMOS open-drain output, and has direct bus drive capability. This pin can always be used as the PS2CD or KIN15 input pin.

### • PA6/KIN14/PS2CC

The pin function is switched as shown below according to the combination of the KBIOE bit in KBCRH\_2 of the keyboard buffer controller, and the PA6DDR bit.

KBIOE	(	1	
PA6DDR	0 1		
Pin Function	PA6 input pin	PA6 output pin	PS2CC output pin
	KIN14 input pin, PS2CC input pin*		

Note: \* When the KBIOE bit is set to 1 or the IICS bit in STCR is set to 1, this pin is an NMOS open-drain output, and has direct bus drive capability. This pin can always be used as the PS2CC or KIN14 input pin.

### • PA5/KIN13/PS2BD

The pin function is switched as shown below according to the combination of the KBIOE bit in KBCRH\_1 of the keyboard buffer controller, and the PA5DDR bit.

KBIOE	(	1	
PA5DDR	0 1		
Pin Function	PA5 input pin PA5 output pin		PS2BD output pin
	KIN13 input pin, PS2BD input pin*		

Note: \* When the KBIOE bit is set to 1 or the IICS bit in STCR is set to 1, this pin is an NMOS open-drain output, and has direct bus drive capability. This pin can always be used as the PS2BD or KIN13 input pin.

#### • PA4/KIN12/PS2BC

The pin function is switched as shown below according to the combination of the KBIOE bit in KBCRH\_1 of the keyboard buffer controller, and the PA4DDR bit.

KBIOE	(	1	
PA4DDR	0	1	
Pin Function	PA4 input pin	PA4 output pin	PS2BC output pin
	KIN12 input pin, PS2BC input pin*		

Note: \* When the KBIOE bit is set to 1 or the IICS bit in STCR is set to 1, this pin is an NMOS open-drain output, and has direct bus drive capability. This pin can always be used as the PS2BC or KIN12 input pin.

#### • PA3/KIN11/PS2AD

The pin function is switched as shown below according to the combination of the KBIOE bit in KBCRH\_0 of the keyboard buffer controller, and the PA3DDR bit.

KBIOE	(	1	
PA3DDR	0 1		
Pin Function	PA3 input pin PA3 output pin		PS2AD output pin
	KIN11 input pin, PS2AD input pin*		

Note: \* When the KBIOE bit is set to 1, this pin is an NMOS open-drain output, and has direct bus drive capability. This pin can always be used as the PS2AD or KIN11 input pin.

#### PA2/KIN10/PS2AC

The pin function is switched as shown below according to the combination of the KBIOE bit in KBCRH\_0 of the keyboard buffer controller, and the PA2DDR bit.

KBIOE	(	1	
PA2DDR	0	1	
Pin Function	PA2 input pin	PA2 output pin	PS2AC output pin
	KIN10 input pin, PS2AC input pin*		

Note: \* When the KBIOE bit is set to 1, this pin is an NMOS open-drain output, and has direct bus drive capability. This pin can always be used as the PS2AC or KIN10 input pin.

•  $PA1/\overline{KIN9}$ ,  $PA0/\overline{KIN8}$ 

The pin function is switched as shown below according to the status of the PAnDDR bit.

PAnDDR	0	1
Pin Function	PAn input pin	PAn output pin
	KINm in	put pin*

Note: \* This pin can always be used as the  $\overline{\text{KINm}}$  input pin. (n = 1 or 0, m = 9 or 8)

### 7.11.5 Port A Input Pull-Up MOS

Port A has an on-chip input pull-up MOS function that can be controlled by software. This input pull-up MOS function can be specified as on or off on a bit-by-bit basis.

The input pull-up MOS for pins PA7 to PA4 is always off when IICS is set to 1. When the keyboard buffer control pin function is selected for pins PA7 to PA2, the input pull-up MOS is always off.

Table 7.6 summarizes the input pull-up MOS states.

### Table 7.6 Input Pull-Up MOS States (Port A)

Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations			
Off	Off	On/Off	On/Off			

Legend:

Off: Input pull-up MOS is always off.

On/Off: On when the pin is in the input state, PADDR = 0, and PAODR = 1; otherwise off.



### 7.12 Port B

Port B is an 8-bit I/O port. Port B pins also have LPC input/output pins, and wakeup event interrupt input pins function. Port B has the following registers.

- Port B data direction register (PBDDR)
- Port B output data register (PBODR)
- Port B input data register (PBPIN)

### 7.12.1 Port B Data Direction Register (PBDDR)

PBDDR specifies input or output for the pins of port B on a bit-by-bit basis.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7DDR	0	W	PBDDR has the same address as P7PIN, and if
6	PB6DDR	0	W	read, the port 7 pin states will be returned.
5	PB5DDR	0	W	A port B pin becomes an output port if the corresponding PBDDR bit is set to 1, and an input
4	PB4DDR	0	W	port if the bit is cleared to 0.
3	PB3DDR	0	W	
2	PB2DDR	0	W	
1	PB1DDR	0	W	
0	PB0DDR	0	W	

#### 7.12.2 Port B Output Data Register (PBODR)

PBODR stores output data for port B.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7ODR	0	R/W	PBODR can always be read or written to,
6	PB6ODR	0	R/W	regardless of the contents of PBDDR.
5	PB5ODR	0	R/W	
4	PB4ODR	0	R/W	
3	PB3ODR	0	R/W	—
2	PB2ODR	0	R/W	—
1	PB10DR	0	R/W	—
0	PB0ODR	0	R/W	—

### 7.12.3 Port B Input Data Register (PBPIN)

PBPIN indicates the port B state.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7PIN	Undefined*	R	Reading PBPIN always returns the pin states.
6	PB6PIN	Undefined*	R	<ul> <li>PBPIN has the same address as P8DDR. If a write</li> <li>is performed, data will be written to P8DDR and</li> </ul>
5	PB5PIN	Undefined*	R	the port 8 settings will change.
4	PB4PIN	Undefined*	R	
3	PB3PIN	Undefined*	R	—
2	PB2PIN	Undefined*	R	
1	PB1PIN	Undefined*	R	—
0	PB0PIN	Undefined*	R	—

Note: \* The initial value is determined according to the PB7 to PB0 pin states.

#### 7.12.4 Pin Functions

### • PB7/WUE7, PB6/WUE6, PB5/WUE5, PB4/WUE4, PB3/WUE3, PB2/WUE2

The pin function is switched as shown below according to the status of the PBnDDR bit.

PBnDDR	0	1					
Pin Function	PBn input pin	PBn output pin					
	WUEn input pin*						

Note: \* This pin can always be used as the  $\overline{WUEn}$  input pin. (n = 7 to 2)

#### • PB1/WUE1/LSCI

The pin function is switched as shown below according to the combination of the HI12E bit in SYSCR2, the LSCIE bits in HICR0 of host interface (LPC), and the PB1DDR bit.

LSCIE	0 1							
HI12E	0 0*1							
PB1DDR	0	0*1						
Pin Function	PB1input pin	PB1 output pin	LSCI output pin					
	WUE1 input pin <sup>*2</sup> , LSCI input pin <sup>*2</sup>							

Notes: 1. When bit LSCIE is set to 1 in HICR0, bits HI12E and PB1DDR should be cleared to 0.

2. This pin can always be used as the  $\overline{WUE1}$  or LSCI input pin.

#### • PB0/WUE0/LSMI

The pin function is switched as shown below according to the combination of the HI12E bit in SYSCR2, the LSMIE bits in HICR0 of host interface (LPC), and the PB0DDR bit.

LSMIE	0 1						
HI12E	0 0*1						
PB0DDR	0	1	0*1				
Pin Function	PB0 input pin	LSMI output pin					
	WUE0 input pin*2, LSMI input pin*2						

Notes: 1. When bit LSMIE is set to 1 in HICR0, bits HI12E and PB0DDR should be cleared to 0.
2. This pin can always be used as the WUE0 or LSMI input pin.

#### 7.12.5 Port B Input Pull-Up MOS

Port B has an on-chip input pull-up MOS function that can be controlled by software. This input pull-up MOS function can be specified as on or off on a bit-by-bit basis.

When a pin is designated as an on-chip peripheral module output pin, the input pull-up MOS is always off.

Table 7.7 summarizes the input pull-up MOS states.

#### Table 7.7 Input Pull-Up MOS States (Port B)

Reset	Hardware	Software	In Other		
	Standby Mode	Standby Mode	Operations		
Off	Off	On/Off	On/Off		

Legend:

Off: Input pull-up MOS is always off.

On/Off: On when the pin is in the input state, PBDDR = 0, and PBODR = 1; otherwise off.

## Renesas



# Section 8 14-Bit PWM Timer (PWMX)

This LSI has an on-chip 14-bit pulse-width modulator (PWM) timer with two output channels. It can be connected to an external low-pass filter to operate as a 14-bit D/A converter.

## 8.1 Features

- Division of pulse into multiple base cycles to reduce ripple
- Two resolution settings

The resolution can be set equal to one or two system clock cycles.

• Two base cycle settings

The base cycle can be set equal to  $T \times 64$  or  $T \times 256$ , where T is the resolution.

- Four operating speeds
- Four operation clocks (by combination of two resolution settings and two base cycle settings)

Figure 8.1 shows a block diagram of the PWM (D/A) module.




Figure 8.1 PWM (D/A) Block Diagram

## 8.2 Input/Output Pins

Table 8.1 lists the PWM (D/A) module input and output pins.

Name	Abbreviation	I/O	Function
PWM output pin X0	PWX0	Output	PWM output of PWMX channel A
PWM output pin X1	PWX1	Output	PWM output of PWMX channel B

## 8.3 **Register Descriptions**

The PWM (D/A) module has the following registers. The PWM (D/A) registers are assigned to the same addresses with other registers. The registers are selected by the IICE bit in the serial timer control register (STCR). For details on STCR, see section 3.2.3, Serial Timer Control Register (STCR).

- PWM (D/A) counter H (DACNTH)
- PWM (D/A) counter L (DACNTL)
- PWM (D/A) data register AH (DADRAH)
- PWM (D/A) data register AL (DADRAL)
- PWM (D/A) data register BH (DADRBH)
- PWM (D/A) data register BL (DADRBL)
- PWM (D/A) control register (DACR)
- Note: The same addresses are shared by DADRA and DACR, and by DADRB and DACNT. Switching is performed by the REGS bit in DACNT or DADRB.



### 8.3.1 PWM (D/A) Counters H and L (DACNTH, DACNTL)

DACNT is a 14-bit readable/writable up-counter. The input clock is selected by the clock select bit (CKS) in DACR. DACNT functions as the time base for both PWM (D/A) channels. When a channel operates with 14-bit precision, it uses all DACNT bits. When a channel operates with 12-bit precision, it uses the lower 12 bits and ignores the upper two bits. Since DACNT consists of 16-bit data, DACNT transfers data to the CPU via the temporary register (TEMP). For details, refer to section 8.4, Bus Master Interface.

				[	DACN	гн			•	-			DAC	NTL			
Bit (CPU) Bit (Counter)	:	 15 7	14 6	13 5	12 4	11 3	10 2	9 1	8 0	7 8	6 9	5 10	4 11	3 12	2 13	1 -	0
																-	REGS

• DACNTH

Bit	Bit Name	Initial Value	R/W	Description
7	UC7	All 0	R/W	Upper Up-Counter
to	to			
0	UC0			

DACNTL

Bit	Bit Name	Initial Value	R/W	Description
7	UC8	All 0	R/W	Lower Up-Counter
to	to			
2	UC13			
1	—	1	R	Reserved
				This bit is always read as 1 and cannot be modified.
0	REGS	1	R/W	Register Select
				DADRA and DACR, and DADRB and DACNT, are located at the same addresses. The REGS bit specifies which registers can be accessed.
				0: DADRA and DADRB can be accessed
				1: DACR and DACNT can be accessed

### 8.3.2 PWM (D/A) Data Registers A and B (DADRA, DADRB)

DADRA corresponds to PWM (D/A) channel A, and DADRB to PWM (D/A) channel B. Since DADR consists of 16-bit data, DADR transfers data to the CPU via the temporary register (TEMP). For details, refer to section 8.4, Bus Master Interface.

• DADRA
---------

Bit	Bit Name	Initial Value	R/W	Description					
15	DA13	1	R/W	D/A Data 13 to 0					
14	DA12	1	R/W	These bits set a digital value to be converted to an					
13	DA11	1	R/W	analog value.					
12	DA10	1	R/W	In each base cycle, the DACNT value is continually					
11	DA9	1	R/W	compared with the DADR value to determine the duty cycle of the output waveform, and to decide whether to					
10	DA8	1	R/W	output a fine-adjustment pulse equal in width to the					
9	DA7	1	R/W	resolution. To enable this operation, this register must be set within a range that depends on the CFS bit. If the					
8	DA6	1	R/W	DADR value is outside this range, the PWM output is					
7	DA5	1	R/W	held constant.					
6	DA4	1	R/W	A channel can be operated with 12-bit precision by					
5	DA3	1	R/W	keeping the two lowest data bits (DA1 and DA0) cleared to 0. The two lowest data bits correspond to the two					
4	DA2	1	R/W	highest bits in DACNT.					
3	DA1	1	R/W						
2	DA0	1	R/W						
1	CFS	1	R/W	Carrier Frequency Select					
				0: Base cycle = resolution (T) $\times$ 64 DADR range = H'0401 to H'FFFD					
				1: Base cycle = resolution (T) $\times$ 256 DADR range = H'0103 to H'FFFF					
0	_	1	R	Reserved					
				This bit is always read as 1 and cannot be modified.					

• I	• DADRB									
Bit	Bit Name	Initial Value	R/W	Description						
15	DA13	1	R/W	D/A Data 13 to 0						
14	DA12	1	R/W	These bits set a digital value to be converted to an						
13	DA11	1	R/W	analog value.						
12	DA10	1	R/W	In each base cycle, the DACNT value is continually compared with the DADR value to determine the duty						
11	DA9	1	R/W	cycle of the output waveform, and to decide whether to						
10	DA8	1	R/W	output a fine-adjustment pulse equal in width to the						
9	DA7	1	R/W	resolution. To enable this operation, this register must be set within a range that depends on the CFS bit. If the						
8	DA6	1	R/W	DADR value is outside this range, the PWM output is						
7	DA5	1	R/W	held constant.						
6	DA4	1	R/W	A channel can be operated with 12-bit precision by						
5	DA3	1	R/W	keeping the two lowest data bits (DA1 and DA0) cleared to 0. The two lowest data bits correspond to the two						
4	DA2	1	R/W	highest bits in DACNT.						
3	DA1	1	R/W							
2	DA0	1	R/W							
1	CFS	1	R/W	Carrier Frequency Select						
				0: Base cycle = resolution (T) $\times$ 64 DADR range = H'0401 to H'FFFD						
				1: Base cycle = resolution (T) $\times$ 256 DADR range = H'0103 to H'FFFF						
0	REGS	1	R/W	Register Select						
				DADRA and DACR, and DADRB and DACNT, are located at the same addresses. The REGS bit specifies which registers can be accessed.						
				0: DADRA and DADRB can be accessed						
				1: DACR and DACNT can be accessed						

### 8.3.3 PWM (D/A) Control Register (DACR)

DACR selects test mode, enables the PWM outputs, and selects the output phase and operating speed.

Bit	Bit Name	Initial Value	R/W	Description
7	TEST	0	R/W	Test Mode
				Selects test mode, which is used in testing this LSI. Normally this bit should be cleared to 0.
				0: PWM (D/A) in user state: Normal operation
				1: PWM (D/A) in test state: Correct conversion results unobtainable
6	PWME	0	R/W	PWM Enable
				Starts or stops the PWM D/A counter (DACNT).
				0: DACNT operates as a 14-bit up-counter
				1: DACNT halts at H'0003
5, 4	_	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.
3	OEB	0	R/W	Output Enable B
				Enables or disables output on PWM (D/A) channel B.
				0: PWM (D/A) channel B output (at the PWX1 pin) is disabled
				1: PWM (D/A) channel B output (at the PWX1 pin) is enabled
2	OEA	0	R/W	Output Enable A
				Enables or disables output on PWM (D/A) channel A.
				0: PWM (D/A) channel A output (at the PWX0 pin) is disabled
				1: PWM (D/A) channel A output (at the PWX0 pin) is enabled
1	OS	0	R/W	Output Select
				Selects the phase of the PWM (D/A) output.
				0: Direct PWM (D/A) output
				1: Inverted PWM (D/A) output
0	CKS	0	R/W	Clock Select
				Selects the PWM (D/A) resolution. If the system clock ( $\phi$ ) frequency is 10 MHz, resolutions of 100 ns and 200 ns, can be selected.
				0: Operates at resolution (T) = system clock cycle time ( $t_{cyc}$ )
				1: Operates at resolution (T) = system clock cycle time ( $t_{cyc}$ ) × 2

### 8.4 Bus Master Interface

DACNT, DADRA, and DADRB are 16-bit registers. The data bus linking the bus master and the on-chip peripheral modules, however, is only 8 bits wide. When the bus master accesses these registers, it therefore uses an 8-bit temporary register (TEMP).

These registers are written to and read from as follows.

**Write:** When the upper byte is written to, the upper-byte write data is stored in TEMP. Next, when the lower byte is written to, the lower-byte write data and TEMP value are combined, and the combined 16-bit value is written in the register.

**Read:** When the upper byte is read from, the upper-byte value is transferred to the CPU and the lower-byte value is transferred to TEMP. Next, when the lower byte is read from, the lower-byte value in TEMP is transferred to the CPU.

These registers should always be accessed 16 bits at a time with a MOV instruction, and the upper byte should always be accessed before the lower byte. Correct data will not be transferred if only the upper byte or only the lower byte is accessed. Also note that a bit manipulation instruction cannot be used to access these registers.

#### Example 1: Write to DACNT

MOV.W R0, @DACNT ; Write R0 contents to DACNT

#### Example 2: Read DADRA

MOV.W @DADRA, R0 ; Copy contents of DADRA to R0

#### Table 8.2 Read and Write Access Methods for 16-Bit Registers

		Read		Write			
Register Name	Word	Byte	Word	Byte			
DADRA and DADRB	Yes	Yes	Yes	×			
DACNT	Yes	×	Yes	×			

Legend:

Yes: Permitted type of access. Word access includes successive byte accesses to the upper byte (first) and lower byte (second).

×: This type of access may give incorrect results.

## Renesas

## 8.5 Operation

A PWM waveform like the one shown in figure 8.2 is output from the PWX pin. The value in DADR corresponds to the total width ( $T_L$ ) of the low (0) pulses output in one conversion cycle (256 pulses when CFS = 0, 64 pulses when CFS = 1). When OS = 0, this waveform is directly output. When OS = 1, the output waveform is inverted, and the DADR value corresponds to the total width ( $T_H$ ) of the high (1) output pulses. Figures 8.3 and 8.4 show the types of waveform output available.




Figure 8.2 PWM (D/A) Operation



Table 8.3 summarizes the relationships between the CKS, CFS, and OS bit settings and the resolution, base cycle, and conversion cycle. The PWM output remains fixed unless DADR contains at least a certain minimum value.

						Fixed DADR Bits					
	Resolu	CFS	Base Cycle (µs)		T <sub>L</sub> (if OS = 0)	Accuracy	Bit Data				_ Conversion
CKS	tion T (µs)				T <sub>⊬</sub> (if OS = 1)	(Bits)	3	2	1	0	Cycle <sup>*</sup> (µs)
0	0.1	0	6.4	1638.4	1. Always low (or high)	14					1638.4
					(DADR = H'0001 to H'03FD) 2. (Data value) × T (DADR = H'0401 to H'FFFD)	12			0	0	409.6
						10	0	0	0	0	102.4
		1	25.6	_	1. Always low (or high)	14					1638.4
					(DADR = H'0003 to H'00FF)	12			0	0	409.6
					2. (Data value) × T (DADR = H'0103 to H'FFFF)	10	0	0	0	0	102.4
1	0.2	0	0 12.8 3276.8	3276.8	1. Always low (or high)	14					3276.8
					(DADR = H'0001 to H'03FD)	12			0	0	819.2
					2. (Data value) × T (DADR = H'0401 to H'FFFD)	10	0	0	0	0	204.8
		1 :	51.2	_	1. Always low (or high)	14					3276.8
					(DADR = H'0003 to	12			0	0	819.2
		H'00FF)	H'00FF)	10	0	0	0	0	204.8		
					2. (Data value) × T (DADR = H'0103 to H'FFFF)						

### Table 8.3Settings and Operation (Examples When $\phi = 10$ MHz)

Note: \* This column indicates the conversion cycle when specific DADR bits are fixed.




Figure 8.3 Output Waveform (OS = 0, DADR Corresponds to  $T_L$ )






Figure 8.4 Output Waveform (OS = 1, DADR Corresponds to  $T_{H}$ )

An example of setting CFS to 1 (basic cycle = resolution (T)  $\times$  256) and OS to 1 (PWMX inverted output) is shown as an additional pulse. When CFS is set to 1, the duty ratio of the basic pulse is determined by the upper eight bits (DA13 to DA6) in DADR, and the position of the additional pulse is determined by the following six bits (DA5 to DA0) as shown in figure 8.5.

Tables 8.4 to 8.6 show the position of the additional pulse.



Figure 8.5 D/A Data Register Configuration when CFS = 1

Here, the case of DADR = H'0207 (B'0000 0010 0000 0111) is considered. Figure 8.6 shows an output waveform. Because CFS = 1 and the value of upper eight bits is B'0000 0010, the duty ratio of the basic pulse is  $2/256 \times (T)$  of high width.

## Renesas

Since the value of the following six bits is B'0000 01, the additional pulse is output at the position of basic pulse No. 63 as shown in table 8.4. Only  $1/256 \times (T)$  of the additional pulse is added to the basic pulse.




Figure 8.6 Output Waveform when DADR = H'0207 (OS = 1)

Note that the case of CFS = 0 (basic cycle = resolution (T) × 64) is similar other than the duty ratio of the basic pulse is determined by the upper six bits, and the position of the additional pulse is determined by the following eight bits.



# Table 8.4Position of Pulse to Be Added to Basic Pulse with 14-Bit Conversion Accuracy<br/>(CFS = 1)

Ň	Yes	Yes	Yes	Yes	Yes Vo.		- A	e v	Ye	Yes	Υe	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Xes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	<u>.</u>
+				_	+	+	+	+				_	+	2	8	8	8 8	2 20	8	00	8 8	2 20	8	8	8 8	2	Sex 65	Se Yes	seYes	Se v	se Yes	se Yes	se Yes	seYes	ss Yes	se Yes	sa Yes	SVe	se Yes	se Yes	selves	ssYes	Se Yes	ss Yes	seYes	Sex es	SS Y BS	
+	+	+		+	+	╉	╈	+	┢		H	+	+	>	×	×	<u>×þ</u>	<u>×</u>	×	2	<u>×þ</u>	<u>×</u>	×	ž	<u> </u>	×	ž	1×	×	<u>×þ</u>	<u>×</u>	žž	×	2	<u>× ×</u>	ž		es Ye	,es¥e	9Xe	es/(	,es Ye		5 <u>1</u>	esYesYe	× i	ASVe	3
						t	Vas	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Xes Ves	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	VesY	Yes	Yes	VesV	-15	Yes	Yes	VesV	20
													_							_	000		S	0	0 0	9	0		0	<i>s</i>	0 00	S	sYes	sYes	s y es	sYes	syes	sYes	sYes	s Yes	sYes	sYes	s Yes	sYes	sYes	sYes	SY 85	2-0
+	+	+		+	+	+	+	+	┢	-	$\left  \right $	+	+	+	$\square$	$\mathbb{H}$	+	+	$\mathbb{H}$	÷	۶ļ	2	×	ž	202	×	۶Ś	18	×	۶ļ	2	γγ	°,°	ž	22	°,	₽ P	°}	ž	2	χe	ž	22	es es	esYe	este	esve adva	2
+	$\uparrow$	H		ş,	X 98			s s	Yes	Yes	Yes	χes	Yes	Yes Yes	Yes	Yes		Xes	Yes	Xes		Xes	Yes	Xes	Kes	Υes	Yes	s sa	Yes	8 X	Yes	Yes	Yes	Yes	Xes Yes	Yes	Yes Yes	Yes	Yes	X es	Yes	Yes		s ≷	Yes		VesY	2
							T											0 00	5	0	000	0.00	5	0	0 0		00	0	0	S Yes	saves	syes	syes	syes	s Yes	SYes	s Yes	syes	sYes	SYes Ves	sYes	SYes	s Yes	SVes SVes	sYes	SYes	S Y BS	5
+		+		+	+	+	+	+	+		$\square$	-	+	-	$\square$	$\square$	->	2	≯	<u>≯</u> ;	<u></u>	2	≻ e	2;	<u>8</u> 8	×	×,	2	×	<u>~</u> }	- ≻	× √	° ≥	×,	° ≥ >	°,	e y	°,≥	°,	<u>~</u> ~	esYe	ies Ye	es Ye	2 <u>√</u> 8	es√e	SS ∕e	Y 65 Y 6	2
+	+	+		+	+	+	╈	+	+		Ś8	kes.	(es	8 8	Yes	,es	8	3 8	Yes	ýes,	8	3 8	Kes	ŝ	8 8	8	, 68	3 8	88	8	8 8	Y es	3 (8	Kes	8 8	(es	8 8	8	Yes.	88	Yes	8	Yes Yes	S (8)	YesYesYes	<u>/es/</u>	V BS V	3
											Ĺ	Ĺ	Ť	Ĺ	Ĺ	Ĺ	Ť	Ĺ	Ĺ	Í	Ť	Ĺ	Ĺ		Ĺ	Ĺ		Ĺ	Ĺ	Ĩ	Ĺ		Ĺ		Yes	Yes	Xes Yes	Yes	Yes	Yes Ves	Yes	Yes	Yes	8 8 ≻	Υes	Yes	V es	3
+	-			_	+	+	+	+	-		$\square$	_	+	-		$\square$	+	-	$\square$	_	+	-	$\square$	ž,	ة ×	ž	ž	ž	ě	žŻ	β	Yes	βě	χe	žěž	ž	χeγ γeγ	Ϋ́	Ϋ́ĕ	žž	Yes	Ϋ́	λe γ	ž	ž	ž	X B	5
+	+	es	es	es.	es es	8 8	B a	8	es	es	es.	es	es i	es es	es	es	Se e	es es	es	es	Se e	es es	es	es	e e	8	es	s s	es	8	es s	es,	8	es	es es	es	es es	68	es	es es	es	es.	es es	8 8	es.	es :	es Asve	5
			2	2	- 12					2		2	2				7			~	7			2			2	Yes	Yes	Yes	Ves	Yesy	Yes	Yes	Yesy	Yes	VesV	Yes	Yes	Yesy	Yes	Yes	Vest	Yes	Yes	Yesy	Vesy	00
													_			Yes	Yes	Ves	Yes	Yes	Yes	Ves	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Xes Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	sYes	syes	sYes	sYes ves	s ves	sYes	sYes	SY 65	2
+	+	+		+	+	╀	+	+	es.	es	es.	es.	es :	es es	8	es.	8.8	8.8	es.	es.	8.8	8.8	es.	es:	8.8	.8	68	3 8	es:	8.8	6.6	68	8.8	es j	8 8	es.	S S	8	es.	esye	esve	esYe	este	es Ye	esYe	este	es ve	2
+	+	H		+	+	t	t	t	┢	ř	⊦	>	<u>~p</u>		· >	≻	1	- <u>}</u>	ř	2	1	- <u>}</u>	ř	<u>≻p</u>	1	$\geq$	~ > >	1	ř	<u>~</u> p	- <u>&gt;</u>	>>	· >	YesY	YesY	YesY	Yes Y	Yes	YesY	Yes Y	YesY	YesY	Yes Y	Yes Y	Yes		Yes Y	2
						T																Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Xes Xes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes.	Yes	×es	SY 6S	2
+	-	$\vdash$		+	9	2 9	2 4	2 40	s so	ş	ŝ	ŝ	S I	s s	ŝ	ŝ	<u>s</u>	2 22	ŝ	ŝ	<u>s</u>	2 22	ŝ	ŝ	5 5	\$	S S	2 92	ŝ	\$	2 22	S o	2 92	S	s s	ŝ	2 2	2 52	ŝ	<u>v</u> v	2 52	ş	s a	0 92	ŝ	S Yet	S Ye	5
+	+	+		+	>	2	- >	<u> </u> >	×	×	×	×	×13	2	×	≻	<u>×1</u> ×	×	×	> :	<u>×1</u> ×	×	×	×.	<u>× ×</u>	×	<u>≯</u> ⊳	<u>×</u>	×	<u>×þ</u>	esYe	es Ye	esYe	esYe	es Ye	esYe	es re	esYe	es Ye	esYe	esYe	esYe	es Ye	es Ye	esY∈	es Ye	es Ye	200
						t													Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Xes Xes	Yes	Yesy	Yes	Yes	Yesy	Yes	YesY	Yes	Yes	YesY	Yes	Yes	Yesy	Yes	Yes	Yes	VesV	20
													s i	0 0	5	s	<i>.</i>		u s	0	<i>.</i>		S	0	0 0	9	0		0	<i>s</i>	0 00	000	00	<i>s</i>	<i>"</i> "	0	0 0	0	s	<i></i>	0	s,	SVes ves	syes	sYes	SYes	SYBS	20
+	+	+		+	+	╀	╀	+	┢		$\mathbb{H}$	ł	<u>چ</u>	× ×	ž	×	<u></u>	2	ž	2	<u></u>	2	≯	ž	2	×	ž	18	×	۶ļ	2	γγ	°,°	ž	۶Þ	×	esve	esYe	esYe	esye	esve	esYe	es Ye	es/e	esYe	este	es ve	200
+		H		1	+	t	t	t			H						+		H	1	+			+	× se	8	×68	3 8	×8	8	8	Yes	3 8	Yes	4 68 X 68	Xes	V SB /	Yesv	Yes		Yesv	YesY			Yes		Y BS Y	ŝ
	0		60	<i>ω</i>	00 6		0 0		6	6	6	60	0	0 0		0			50	0			5	0	0 0	6	00		0	<i></i>	0 00	000		0	0 0	0	0 0		s		8	<i>w</i>	00 0		6	0		
+	ž	ž	χe	۶.	e X	2	۵ ۲	Š	ž	ξ	ž	۶.	۶,	÷,×	×	Š	<u></u>	è ≯	ž	<u>څ</u>	<u></u>	è ≯	Š	<u>څ</u>	ž ž	Š	× s	es Ye	esYe	es Xe	es Ye	es Ye	es Ye	es Ye	es Ye	es Ye	es ve	es Ye	es Ye	es Ye	esYe	es Ye	es Ye	es Ye	es Ye	es Xe	es Ye	2
+	+	H		+	+	t	t	+	t	-	H		+	+	/es	(es	8 9	es (es	/es	,es	80,00	es (es	/es	(es	8 8	es)	(es	/es/	/es/	Ves/	/es/	/es/	/es/	/es/	/es/	/es/	/es/	/es/	/es/	/es/	/es/	/es/	/es/	es /	(es	Ves/	/BSY	3
										10										_																			Yes	Yes	Yes	Yes	Ves	Yes.	Yes	Yes	Ves	2
+		$\vdash$		+	+	╀	+	×	ž	Ϋ́e	Š	Š	ž	ë ĕ	Å	Š	ŝ	ž	ž	: څ	ŝ	ž	Ϋ́e	ž,	ě ě	ž	ž ž	ž	Š	<u>گ</u>	ĕ ĕ	β	asYe.	es Ye	esve esve	es Ye	esve esve	SYe	es Ve	esXe	esve	isYe.	es ve	as¥e	ssYe	eske	e Ve	2
+	+	+		+	+	+	╈	+	┢	-	H	+	+	+	H	H	+	+	$\mathbb{H}$	╉	-	9 9	,es	es	e e	8	es,	3 (8	es,	8	e se	es,	,es Xe	es V	es Ye	es Y	ASV(	es V	,esY(	<u>es y</u>	esVe	λse,		s (a	,es X	<u>es</u>	AsV/	3
						L																Ĺ	Ĺ	1	T	Ĺ		Ĺ	Ĺ	Ĩ			Ĺ		T	Í		Ĺ		T	Ĺ		1	Ĺ	Yes	Yes	Ves	50
+	-			_	ž v	Ň	5 d 2	Š	ž	Yeŝ	ž	ž	ž	χe, γ	ž	ž	ž	ž	Yes	چ	ž	ž	Υe	ž,	ة ×	ž	ž	Š	ž	ž	sa ve	selves	se Yes	salves	ssye:	seXes	ss ves	sYe	ssYe	ssYes	salves	saYe.	SSY 65	ssYes	ssYes	se Xes	SSY 85	5
+	┢	+		+	+	╀	+	+	┢	-	H	+	+	+	+	H	+	es	es	es	8	8	es	es .	8 8	8	es e	3 8	es.	8	es Ve	es Ye	es Ye	esVe	esve	esYe	es ve	es Ye	es	es Ve	esVe	9×	es ve		es√€	Se l	es ve	5
						t														~	2			2			22			7		22		~								Yes	Vest	Yes	Yes	Yes	Veav	20.
												Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	sYes	syes	syes	sYes	sYes	sYes	esYesYesYes	sYes Vac	s Yes	sYes	sYes	SY 85	2
+	-	+		+	+	+	+	+	+		$\square$	+	+	-	$\mathbb{H}$	$\mathbb{H}$	+	-	$\left  \right $	+	+	-	$\left  \right $		8 8	8	SB S	3 8	8	8 8	e se	SB o	3 8	BS -	S S	esYe	es re es Ye	es Ye	esYe	es Ye	esYe	es Ye	es Ye	es √e	es∀e	es ve	es ve	200
+		H		+	t	t	t	t	t		H		+	+	H	H	+		H	+	+		H		1		22	1>	1	22	- <u>&gt;</u>	>>	×	>>>	22	150	5 5	×	>	22	× ×	2	22		×	22	22	1
			Yes	Yes.	Yes	N ac	So A	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Xes Vor	S9 Ves	Yes	Yes	Yes	syes yes	Yes	sy es	esYes	Yes	Yes	Yes	syes.	Yes Vec	Xes Yes	Yes	Yes	Ves	5
+		+		+	+	╀	+	+	+		$\square$	+	+	+	$\mathbb{H}$	$\square$	8 8	3 8	8	88	8 8	3 8	88	8	8 8	8	88	3 8	esYe	es 2	esves	esYes	esYe	este	esYe esVe	este	esres esves	esYe	esVe	esYe	esve	esYe:	es ve	es¥e:	esYe	es ve	esve ave	
+	+			+	+	t	t	t	t			+	+			H	<u>}</u>	-  >-	$\geq$	2	2	-  >-		<u>≻</u> ;			~	-  >-		≻₽	-  >-	>>	- >-	>>>				×	>:		Yesy	Yes		Yes Y	Yes	<u>≻e</u>	V es V	- 20
										Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	765 V P 5	Yes	esYesYes	Xes Ves		Yes	Yes	Yes,	20
+	-	$\vdash$		+	+	+	+	+	-		$\square$	+	+	-	$\square$	$\square$	+	+	$\left  \right $	+	+	+	ŝ	ŝ	s s	ŝ	S a	2 22	ŝ	s s	0 0	ŝ	0 00	S	is Ye	is Ye	S Ye	SYe	is Ye	S Ye	s Ye	is Ye	IS Yes	s Ye	is Ye	S Ye	e Ve	2
+	+	+	Η	+	+	+	+	+	╞	$\vdash$	H	+	+	+	Η	$\mathbb{H}$	+	╀		+	+	╀	×	ž	۲ř	ž	ž	12	ž	비	- ×	۶Š	ž	ž	٢	<del>ا</del> گ	žŽ	ž	Ύe	×۴	ž	ž	Ľ	<u>دا</u>	×	ž	BSY6	ŝ
1	t	t			t	No o	Aps Aps	kes Ves	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Xes	Yes	Yes	Yes	Xes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Vesy	20
T	F	Г	П	1	Ţ	ſ	T	F	F	ſ	Д	Ţ	Ţ	T	Г	П	Ţ	F	П	-		0 00	0	0		0	0	0 0			0 00	s Yes	syes	sYes	syes	s ves	syes Ares	syes	syes	SY 65	syes	sYes	SY 65	sYes	sYes	syes	SY 85	5
+	+	+	Η	+	+	+	+	+	+	$\vdash$	$\parallel$	+	+	+	+	H	+	+	H	ž	2	β	۶	ž	₽ ×	<sup>2</sup>	2	- P	8	2	₽ ×	γž	2	÷	۶j	18	e Z	2 B	γe	<u></u>	ς β	۶	A Nor	BY 6	es Xe	es Ye	es V e	P lop
+	+	H	Η	+	+	+	$^{+}$	+	t	t	H	+	-	Yes	Yes	Yes		Yes	Yes	Yes.	Kes k	Yes	Yes	Yes	Kes	Yes	Yes	Kes	(es	Kes v	Xes	Yes	e se	Yes	Kes	Yes	Yes	Yes	Yes	Kes Kes	Yes	Yes	Yes	Yes	YesY	Yes	Yes Y	5
					Ţ	t	t	L					Ţ	Í	Ĺ	Ĺ	Ť	Ĺ	Ĺ	ľ	Ť	Ĺ	Ĺ	Ť	Í	Ĺ	1	ĺ.	Ĺ	Ţ						Ĺ	Xes.	Yes	SVes	8 48 X 68	Yes	SYes		Xes /	3Yes	s Yes	2 Yes	20
+	-		Ц	+	+	+	+	+	1	1			+	+	$\parallel$		+	+		+	+	+	$\parallel$	+	+	ž	ž	ξ Š	ž	<u>چاچ</u>	× VeS	Yeş Veş	έ š	Υe	×es Aes	Š	Yes Ves	Υe	Yes	¥ex A	Yes	ž	χe,	ة <mark>ا</mark>	Š	<u>چ</u>	Xex Ve	1
-	~ ~	0	4	5	0 1	. «	0		Ξ	12	0	4	2 9	0	8	6	215	2	23	4	20 4	2	8	62	2 5	ŭ	22	t \$2	le le	200	2 00	<u>9 5</u>	24	£1.2	4 52	91	2 89	61	0	- 52	1 12	4	22	212	8	60		ł
	0	-	0	-	- -	- 0	-	0	F	0	-	0	- <	- -	0	-	0	0	-	0	- 0		0	- 0	5-	0	- 0		0	- 0	c	0 +	0	- 0	5 <del>-</del>		- 0	4	0	- 0	1	0	- 0	c	0	+ 0		1
0	-	-	0	0		- 0		-	-	0	0	-	- <	0	-	-	0 0		-	0	- 0	·	0	• •		0	• •		0	• •		00		- 0	0		- 0	0		- 0	0		- 0	0	-	<		,
		0	-				0	0	1	1	-	-			0	0		1	1-		00	10	-			0	0		5			1 0	0				- 0	0	0		0 1	1 0	- 0	0	0		-  -	+
	0	0	0	-			0	0	0	0	6	-	-		-	-		-	-				L.			0	00	,0	6	-	0	00	0	0	0	6	-	-	÷,			-					-	ŧ
-	1-	1			1		1.	1.		-	1.		_		1			1		_		1		_	-	+ +	+	+	+ +	+	+	-	+	+	+	++	-	+	$\rightarrow$	-	+	-+	+	+	+ +	+	+	+

# Table 8.5Position of Pulse to Be Added to Basic Pulse with 12-Bit Conversion Accuracy<br/>(CFS = 1)

¢ ا			ő	ĕ	ő	ĕ	ě	6	ő	ä	ä	8	ä	ő	ĕ	ő	ő
0	-	$\vdash$	×	×	۲	×	۲×	۲×	۲	۲	ž	esYe	ž	esγ	1×	l× 88	ž
61 62	-	$\vdash$	$\vdash$	$\vdash$	-	-	8	8	8	8	esY€	esYe	esY€	∕esYe	YesYesY	YesYe	<u>}</u>
9	1		-	-	-	-	×	×	×	×	×	×	×	Ъ	ž	ž	'esYes'
60						_		_							γe	esYe	Υe
59		L	L	L	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	YesY	Yes	YesY
55	8			Г									YesY	YesY	YesY	YesY	Υes
57									ŝ	ŝ	ŝ	ŝ	8	Yes∕	8	8	restrestrestrestrestrestrestrestrestrest
995	,	$\vdash$		⊢	-				≻	≻	≻	≻	≻	≻	≻	≻	<u>≻</u>
		$\vdash$	-	07	8	8	8	8	8	8	8	8	8	8	8	es es	X
55				×	×	×	×	×	×	۶	۶	×	es Ye	×	YesYesYes	YesYesYesYesYe	×
54												Υe	ŝ	YesYesY	ě	β	Ύe
53	8							Yes	Υe	Ϋ́e	Ϋ́e	Yes	Ϋ́e	Yes	Ϋ́e	Ϋ́e	Ϋ́e
63		Γ		Г												(es	(es
5		F				8	8	8	8	8	8	8	8	ŝ	ζe	8	8
105	-	$\vdash$		⊢		~	~	~	~	~	~	2	1	<u>≻</u>	ŝ	× Se	\×
				-	-					97	97	8	8	ž	ž	ž	esYe
49					_	_	_	_		ž	ž	Ϋ́	ž	ž	×	×	ž
48				L.,	_	_	_	_									
47			Ye	Υe	Ye	Υe	Υe	Ύe	Ϋ́e	ž	Yes	Υe	ž	Υe	Yes	Yes	Yes
46	2										Yes	'esYes'	YesYes	YesYes	YesYesYes	sYesYesYes Ye	es,
45 4		H		⊢			8	8	8	8	8	68	8	8	8	8	8
44 4		$\vdash$		⊢	-	-	≻	≻	≻	≻	≻	≻	≻	≻	<u>≽</u>	k	ž
7	1	$\vdash$	-	-	2	2	2	2	2	2	2	2	2	2	×eγ	١Ě	١¥
42 43				1	×	×	×	×	×	×	×	×	resyes	esYesYes	لچّ	es Yesyes	لچّ
45				L									×	×.	es Yes	×	×
41	Г								Yes	Yes	Yes	Yes	YesY	Yes	Yes	Yes	Yes
40									Ĺ	Ĺ	Ĺ	Ń	Ĺ	Ń	Ĺ	Ĺ	YesYesYesYesYesYesYesYesYesYesYesYesY
30 4		H		BS	8S	BS	8 B	es es	88	Se o	es 8	88	8S	BS	8 B	es 8	1 Se
re co	2	$\vdash$	$\vdash$	ř	×	۲ř	۲ř	۲×	۲×	۲×	۲×	esYes Yes	YesYes Yes	YesYes Yes	YesYes Yes	esy <sub>es</sub> yes	Þ,
3.8											L.,	ž	۱×	ľ	١ž	<u>گ</u>	2
37		L	L	L	L	L	L	Χě	ž	Š	Š	Υe	Š	š	Š	ě	ž
36	3	1	1	1	[	[	[	[	[	1	1	17	1	17	1	l§.	λes.
35		Г		Γ		es/	es/	és	és	(es	(es	(es	(es	/es	ès,	ŝ	es,
34			F	F		۴	۴	۴	۴	۴	۴	ŕ	۴	8	YesYesYe	18	YesYesY
		$\vdash$	$\vdash$	-	-	-	-	-	-	, 89	, 89	es	,ee	YesYes	<u>≻</u> 8	YesYesY	<u>≻</u> 87
33	1		-	-	-	-	-	-	-	١ž	×	ř	١ž	ř	ĭ	ĭ	ř
32					L.,	L.,,	L.	L.,,		<b>"</b>		Ļ.,		١.,	L.,,	L.,,	<b>.</b> ,
č		L	Yes	Yes	Yes	Ř	Ϋ́e	Ř	۶	۶	res Yes	esYesYes	esYes Yes	'esYes Yes	restrestrestrestrestres	sayesyesyesyesyes	yesytesytesytesytesytesytesytesytesytes
30	Г	Γ		Γ							Yes	Yes	Υes	Yes	Υes	Yes	Yes
29 30		Γ					es,	,es	,es	,es	es.	,e	,88	,e	,88	,es	,es
28		⊢		⊢			~	۴	۴	۴	۴	۲	۴	۲	8	8	\ Se
		$\vdash$		⊢	8	8	8	8	8	8	8	8	8	8	\∑ Se	\¥ Se	× Se
27				-	ž	ž	ž	×	×	×	×	ž	esYesYes	esYesYes	ž	ž	ž
26	1												۶	Ϋ́	۶	۶	۶
25									Υe	Υe	Υe	Ye	Υe	Ye	Υe	Ye	Υe
24																	Yes
23		F		es	es	es	es	es	es	es	es	es	es	es	YesYesYes	es	es
20		$\vdash$		≻	≻	≻	≻	≻	≻	≻	≻	YesYes	YesYes	YesYes	<u>}</u>	YesYes	es.
		$\vdash$		⊢	-	-	-	8	8	8	8	<u>≻</u> se	× S	<u>≻</u> se	× S	<u>×</u>	<u>≻</u>
101								ž	ž	ž	ž	ž	×	ž	×	YesYes	ž
20	1					Ļ	Ļ	Ļ	L.,-			L.	-	L	L.,-	l⊁	×
19		L	Ľ	L	Ľ	ļž	ļž	ļž	ļź	ļź	ļź	)ő	ļź	Yes	ļ≉	Yes	Yes
18	2	Γ		Г										Yes	YesYes'	Xes	Yes
4	t	Г								e.	,e	e.	,e	es/	18	18	VeaY
16		H	F	F						۴	۴	۲	۴	۴	۴	۲	۲
15 1	-	$\vdash$	es	es	BS	20	BS	88	es	es,	es,	es	22	2	22	22	8
		$\vdash$	ž	₹	ž	×	×	×	۱×	۱×	k	×	k	×	k	k	k
14							L				/es/ves/	/es//es/	resvesves	Š	1×	1×	Š
13	2	L	L	L	L	L	sə,	Уes	Yes	Yes	} 8	Yes	۲ گ	YesYesYes	esYesYesYesYes	resvesvesves	esYesYesYesYes
10				Γ											Yes	Yes	Yes
5	t	Г		Г	8	8	8	8	8	8	8	8	8	.8	8	8	8
1.11		H		F	۴	۴	۴	۴	۴	۴	۴	۴	esyes	8	¥ a	ŝ	ŝ
C		-	$\vdash$	-	-	-	-	-	es,	es,	(es	/es	∕esγe	YesYesyes	'esves'	resYes	k
10	-			ı –					۶	۶	۶	Ϋ́	۶	۶	۶	۶	ž
9	,		_	-							L		1	1	1	1	Ş
8 9	,				L	_	-	-					-		-		
9	,			Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
8 9	, ,			Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	'esYes	'esYes	'esYes	'esYes	'esYes	'esYes'
6 7 8 9	, ,			Yes	Yes	Yes	Yes	es Yes	es Yes	es Yes	es Yes	esYesYes	esYesYes	esYesYes	esYesYes	esYesYes	esYesYes
6 7 8 9	> - >			Yes	Yes	Yes	Yes	Yes Yes	Yes Yes	Yes Yes	Yes Yes	YesYesYes	YesYesYes	YesYesYes	YesYesYes	seYesYesYes	38YesYesYes
6 7 8 9	> - -			Yes	Yes	seY Yes	seY Yes	ž	×	×	ř	~	۴	~	r	syesyesyesyes	s Yes Yes Yes Yes
6 7 8 9	> - -			Yes	Yes	Yes Yes	Yes Yes	Yes Yes Yes	Yes Yes	Yes Yes	Yes Yes Yes	Yes YesYesYes	Yes YesYesYes	~	r	seyesyesyesyes	seyesyesyesyes
6 7 8 9	> - -			Yes	Yes	Yes Yes	Yes Yes	ž	×	Yes Y	Yes	Yes	Yes	~	r	YesYesYesYesYesYes	YesYesYesYesYesYes
6 7 8 9	> - -			Yes	Yes	Yes Yes	key key	ž	×	×	ř	~	۴	resheshes hesheshes	resheshes hesheshes	resheshesheshesheshes	/esheshesheshesheshesheshesheshesh
6 7 8 9	> - -			Yes	seA	Sey Sey	Yes Yes	ž	×	Yes Y	Yes	Yes	Yes	~	r	yeshesheshesheshesheshes	YesYesYesYesYesYesYes
123456789	> - -			Yes	2 Ves	λ	λ	Yes Y	Yes Y	Yes Yes Y	Yes Yes	Yes Yes Y	Yes Yes	Y esyesyes	YesYes	YesYesYes	ŕ
123456789	> - -	0	4	8 Yes	12 Yes	16 Yes Yes	20 Yes Yes	ž	×	Yes Y	Yes	Yes	Yes	~	r	56 YesYesYesYesYesYesYes	60 YesYesYesYesYesYesYes
123456789	> - -	0 0	0 4 0	0 8 Ves	0 12 Ves	λ	λ	Yes Y	Yes Y	Yes Yes Y	Yes Yes	Yes Yes Y	Yes Yes	Y esyesyes	YesYes	YesYesYes	ŕ
123456789	> - - -	0 0 0	0 0 4	0 0 8 Ves	0 0 12 1 Ves	λ	λ	Yes Y	Yes Y	Yes Yes Y	Yes Yes	Yes Yes Y	Yes Yes	Y esyesyes	YesYes	YesYesYes	ŕ
123456789	> - - -	0 0 0	1 0 0 4 1	0 0 0 8 Ves	1 0 0 12 1 1 1 Ves	λ	λ	Yes Y	Yes Y	Yes Yes Y	Yes Yes	Yes Yes Y	Yes Yes	Y esyesyes	YesYesYes	YesYesYes	ŕ
123456789	> - - -		0 1 0 0 4 1	1 0 0 8 Yes	1 1 0 0 12 Ves	λ	λ	Yes Y	Yes Y	0 0 0 32 Yes Yes Y	Yes Yes	Yes Yes Y	Yes Yes	0 0 48 Yesheshes N	YesYesYes	YesYesYes	ŕ
1 2 3 4 5 6 7 8 9	> - -		0 1 0 1 0 0 1	0 1 0 0 8 Yes	0 1 1 0 0 12 Ves	0 0 0 16 1 1	λ	Yes Y	Yes Y	Yes Yes Y	Yes Yes	Yes Yes Y	Yes Yes	0 0 0 48 Yesheshes N	YesYes	YesYesYes	ŕ



# Table 8.6Position of Pulse to Be Added to Basic Pulse with 10-Bit Conversion Accuracy<br/>(CFS = 1)



# 8.6 Usage Note

#### 8.6.1 Module Stop Mode Setting

PWMX operation can be enabled or disabled using the module stop control register. The initial setting is for PWMX operation to be halted. Register access is enabled by canceling the module stop mode. For details, refer to section 19, Power-Down Modes.



# Section 9 16-Bit Free-Running Timer (FRT)

This LSI has an on-chip 16-bit free-running timer (FRT). The FRT operates on the basis of the 16bit free-running counter (FRC), and outputs two independent waveforms, and measures the input pulse width and external clock periods.

## 9.1 Features

- Selection of four clock sources
   One of the three internal clocks (φ/2, φ/8, or φ/32), or an external clock input can be selected (enabling use as an external event counter).
- Two independent comparators Two independent waveforms can be output.
- Four independent input capture channels The rising or falling edge can be selected. Buffer modes can be specified.
- Counter clearing

The free-running counters can be cleared on compare-match A.

• Seven independent interrupts

Two compare-match interrupts, four input capture interrupts, and one overflow interrupt can be requested independently.

• Special functions provided by automatic addition function

The contents of OCRAR and OCRAF can be added to the contents of OCRA automatically, enabling a periodic waveform to be generated without software intervention. The contents of ICRD can be added automatically to the contents of OCRDM  $\times$  2, enabling input capture operations in this interval to be restricted.

# Renesas

Figure 9.1 shows a block diagram of the FRT.




Figure 9.1 Block Diagram of 16-Bit Free-Running Timer

Rev. 2.00 Mar 21, 2006 page 148 of 518 REJ09B0299-0200

# 9.2 Input/Output Pins

Table 9.1 lists the FRT input and output pins.

Table 9.1	Pin Configuration
-----------	-------------------

Name	Abbreviation	I/O	Function
Counter clock input pin	FTCI	Input	FRC counter clock input
Output compare A output pin	FTOA	Output	Output compare A output
Output compare B output pin	FTOB	Output	Output compare B output
Input capture A input pin	FTIA	Input	Input capture A input
Input capture B input pin	FTIB	Input	Input capture B input
Input capture C input pin	FTIC	Input	Input capture C input
Input capture D input pin	FTID	Input	Input capture D input

# 9.3 **Register Descriptions**

The FRT has the following registers.

- Free-running counter (FRC)
- Output compare register A (OCRA)
- Output compare register B (OCRB)
- Input capture register A (ICRA)
- Input capture register B (ICRB)
- Input capture register C (ICRC)
- Input capture register D (ICRD)
- Output compare register AR (OCRAR)
- Output compare register AF (OCRAF)
- Output compare register DM (OCRDM)
- Timer interrupt enable register (TIER)
- Timer control/status register (TCSR)
- Timer control register (TCR)
- Timer output compare control register (TOCR)
- Note: OCRA and OCRB share the same address. Register selection is controlled by the OCRS bit in TOCR. ICRA to ICRC share the same addresses with OCRAR, OCRAF, and OCRDM. Register selection is controlled by the ICRS bit in TOCR.

# Renesas

#### 9.3.1 Free-Running Counter (FRC)

FRC is a 16-bit readable/writable up-counter. The clock source is selected by bits CKS1 and CKS0 in TCR. FRC can be cleared by compare-match A. When FRC overflows from H'FFFF to H'0000, the overflow flag bit (OVF) in TCSR is set to 1. FRC should always be accessed in 16-bit units; cannot be accessed in 8-bit units. FRC is initialized to H'0000.

#### 9.3.2 Output Compare Registers A and B (OCRA, OCRB)

The FRT has two output compare registers, OCRA and OCRB, each of which is a 16-bit readable/writable register whose contents are continually compared with the value in FRC. When a match is detected (compare-match), the corresponding output compare flag (OCFA or OCFB) is set to 1 in TCSR. If the OEA or OEB bit in TOCR is set to 1, when the OCR and FRC values match, the output level selected by the OLVLA or OLVLB bit in TOCR is output at the output compare output pin (FTOA or FTOB). Following a reset, the FTOA and FTOB output levels are 0 until the first compare-match. OCR should always be accessed in 16-bit units; cannot be accessed in 8-bit units. OCR is initialized to H'FFFF.

## 9.3.3 Input Capture Registers A to D (ICRA to ICRD)

The FRT has four input capture registers, ICRA to ICRD, each of which is a 16-bit read-only register. When the rising or falling edge of the signal at an input capture input pin (FTIA to FTID) is detected, the current FRC value is transferred to the corresponding input capture register (ICRA to ICRD). At the same time, the corresponding input capture flag (ICFA to ICFD) in TCSR is set to 1. The FRC contents are transferred to ICR regardless of the value of ICF. The input capture edge is selected by the input edge select bits (IEDGA to IEDGD) in TCR.

ICRC and ICRD can be used as ICRA and ICRB buffer registers, respectively, by means of buffer enable bits A and B (BUFEA and BUFEB) in TCR. For example, if an input capture occurs when ICRC is specified as the ICRA buffer register, the FRC contents are transferred to ICRA, and then transferred to the buffer register ICRC.

To ensure input capture, the input capture pulse width should be at least 1.5 system clocks ( $\phi$ ) for a single edge. When triggering is enabled on both edges, the input capture pulse width should be at least 2.5 system clocks ( $\phi$ ).

ICRA to ICRD should always be accessed in 16-bit units; cannot be accessed in 8-bit units. ICR is initialized to H'0000.



#### 9.3.4 Output Compare Registers AR and AF (OCRAR, OCRAF)

OCRAR and OCRAF are 16-bit readable/writable registers. When the OCRAMS bit in TOCR is set to 1, the operation of OCRA is changed to include the use of OCRAR and OCRAF. The contents of OCRAR and OCRAF are automatically added alternately to OCRA, and the result is written to OCRA. The write operation is performed on the occurrence of compare-match A. In the 1st compare-match A after setting the OCRAMS bit to 1, OCRAF is added. The operation due to compare-match A varies according to whether the compare-match follows addition of OCRAR or OCRAF. The value of the OLVLA bit in TOCR is ignored, and 1 is output on a compare-match A following addition of OCRAF, while 0 is output on a compare-match A following addition of OCRAR.

When using the OCRA automatic addition function, do not select internal clock  $\phi/2$  as the FRC input clock together with a set value of H'0001 or less for OCRAR (or OCRAF).

OCRAR and OCRAF should always be accessed in 16-bit units; cannot be accessed in 8-bit units. OCRAR and OCRAF are initialized to H'FFFF.

#### 9.3.5 Output Compare Register DM (OCRDM)

OCRDM is a 16-bit readable/writable register in which the upper 8 bits are fixed at H'00. When the ICRDMS bit in TOCR is set to 1 and the contents of OCRDM are other than H'0000, the operation of ICRD is changed to include the use of OCRDM. The point at which input capture D occurs is taken as the start of a mask interval. Next, twice the contents of OCRDM is added to the contents of ICRD, and the result is compared with the FRC value. The point at which the values match is taken as the end of the mask interval. New input capture D events are disabled during the mask interval. A mask interval is not generated when the contents of OCRDM are H'0000 while the ICRDMS bit is set to 1.

OCRDM should always be accessed in 16-bit units; cannot be accessed in 8-bit units. OCRDM is initialized to H'0000.

# Renesas

#### 9.3.6 Timer Interrupt Enable Register (TIER)

TIER enables and disables interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	ICIAE	0	R/W	Input Capture Interrupt A Enable
				Selects whether to enable input capture interrupt A request (ICIA) when input capture flag A (ICFA) in TCSR is set to 1.
				0: ICIA requested by ICFA is disabled
				1: ICIA requested by ICFA is enabled
6	ICIBE	0	R/W	Input Capture Interrupt B Enable
				Selects whether to enable input capture interrupt B request (ICIB) when input capture flag B (ICFB) in TCSR is set to 1.
				0: ICIB requested by ICFB is disabled
				1: ICIB requested by ICFB is enabled
5	ICICE	0	R/W	Input Capture Interrupt C Enable
				Selects whether to enable input capture interrupt C request (ICIC) when input capture flag C (ICFC) in TCSR is set to 1.
				0: ICIC requested by ICFC is disabled
				1: ICIC requested by ICFC is enabled
4	ICIDE	0	R/W	Input Capture Interrupt D Enable
				Selects whether to enable input capture interrupt D request (ICID) when input capture flag D (ICFD) in TCSR is set to 1.
				0: ICID requested by ICFD is disabled
				1: ICID requested by ICFD is enabled
3	OCIAE	0	R/W	Output Compare Interrupt A Enable
				Selects whether to enable output compare interrupt A request (OCIA) when output compare flag A (OCFA) in TCSR is set to 1.
				0: OCIA requested by OCFA is disabled
				1: OCIA requested by OCFA is enabled

Bit	Bit Name	Initial Value	R/W	Description
2	OCIBE	0	R/W	Output Compare Interrupt B Enable
				Selects whether to enable output compare interrupt B request (OCIB) when output compare flag B (OCFB) in TCSR is set to 1.
				0: OCIB requested by OCFB is disabled
				1: OCIB requested by OCFB is enabled
1	OVIE	0	R/W	Timer Overflow Interrupt Enable
				Selects whether to enable a free-running timer overflow request interrupt (FOVI) when the timer overflow flag (OVF) in TCSR is set to 1.
				0: FOVI requested by OVF is disabled
				1: FOVI requested by OVF is enabled
0	_	1	R	Reserved
				This bit is always read as 1 and cannot be modified.

#### 9.3.7 Timer Control/Status Register (TCSR)

TCSR is used for counter clear selection and control of interrupt request signals.

Bit	Bit Name	Initial Value	R/W	Description
7	ICFA	0	R/(W)*	<sup>6</sup> Input Capture Flag A
				This status flag indicates that the FRC value has been transferred to ICRA by means of an input capture signal. When BUFEA = 1, ICFA indicates that the old ICRA value has been moved into ICRC and the new FRC value has been transferred to ICRA. Only 0 can be written to this bit to clear the flag.
				[Setting condition]
				When an input capture signal causes the FRC value to be transferred to ICRA
				[Clearing condition]
				Read ICFA when ICFA = 1, then write 0 to ICFA

#### Section 9 16-Bit Free-Running Timer (FRT)

Bit	Bit Name	Initial Value	R/W	Description
6	ICFB	0	R/(W)*	Input Capture Flag B
				This status flag indicates that the FRC value has been transferred to ICRB by means of an input capture signal. When BUFEB = 1, ICRB indicates that the old ICRB value has been moved into ICRD and the new FRC value has been transferred to ICRB. Only 0 can be written to this bit to clear the flag.
				[Setting condition]
				When an input capture signal causes the FRC value to be transferred to ICRB
				[Clearing condition]
				Read ICFB when ICFB = 1, then write 0 to ICFB
5	ICFC	0	R/(W)*	Input Capture Flag C
				This status flag indicates that the FRC value has been transferred to ICRC by means of an input capture signal. When BUFEA = 1, on occurrence of an input capture signal specified by the IEDGC bit at the FTIC input pin, ICFC is set but data is not transferred to ICRC. In buffer operation, ICFC can be used as an external interrupt signal by setting the ICICE bit to 1. Only 0 can be written to this bit to clear the flag.
				[Setting condition]
				When an input capture signal is received
				[Clearing condition]
				Read ICFC when ICFC = 1, then write 0 to ICFC
4	ICFD	0	R/(W)*	Input Capture Flag D
				This status flag indicates that the FRC value has been transferred to ICRD by means of an input capture signal. When BUFEB = 1, on occurrence of an input capture signal specified by the IEDGD bit at the FTID input pin, ICFD is set but data is not transferred to ICRD. In buffer operation, ICFD can be used as an external interrupt signal by setting the ICIDE bit to 1. Only 0 can be written to this bit to clear the flag.
				[Setting condition]
				When an input capture signal is received
				[Clearing condition]
				Read ICFD when ICFD = 1, then write 0 to ICFD

Bit	Bit Name	Initial Value	R/W	Description
3	OCFA	0	R/(W)*	Output Compare Flag A
				This status flag indicates that the FRC value matches the OCRA value. Only 0 can be written to this bit to clear the flag.
				[Setting condition]
				When FRC = OCRA
				[Clearing condition]
				Read OCFA when OCFA = 1, then write 0 to OCFA
2	OCFB	0	R/(W)*	Output Compare Flag B
				This status flag indicates that the FRC value matches the OCRB value. Only 0 can be written to this bit to clear the flag.
				[Setting condition]
				When FRC = OCRB
				[Clearing condition]
				Read OCFB when OCFB = 1, then write 0 to OCFB
1	OVF	0	R/(W)*	Timer Overflow
				This status flag indicates that the FRC has overflowed. Only 0 can be written to this bit to clear the flag.
				[Setting condition]
				When FRC overflows (changes from H'FFFF to H'0000)
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 to OVF
0	CCLRA	0	R/W	Counter Clear A
				This bit selects whether the FRC is to be cleared at compare-match A (when the FRC and OCRA values match).
				0: FRC clearing is disabled
				1: FRC is cleared at compare-match A

Note: \* Only 0 can be written to clear the flag.

#### 9.3.8 Timer Control Register (TCR)

TCR selects the rising or falling edge of the input capture signals, enables the input capture buffer mode, and selects the FRC clock source.

7       IEDGA       0       R/W       Input Edge Select A         Selects the rising or falling edge of the inpusignal (FTIA).       0: Capture on the falling edge of FTIA         1: Capture on the rising edge of FTIA         6       IEDGB       0	
signal (FTIA). 0: Capture on the falling edge of FTIA 1: Capture on the rising edge of FTIA	
1: Capture on the rising edge of FTIA	ut capture B
	ut capture B
6 IEDGB 0 R/W Input Edge Select B	ut capture B
	ut capture B
Selects the rising or falling edge of the inpusion signal (FTIB).	
0: Capture on the falling edge of FTIB	
1: Capture on the rising edge of FTIB	
5 IEDGC 0 R/W Input Edge Select C	
Selects the rising or falling edge of the inpusion signal (FTIC).	ut capture C
0: Capture on the falling edge of FTIC	
1: Capture on the rising edge of FTIC	
4 IEDGD 0 R/W Input Edge Select D	
Selects the rising or falling edge of the inpusion signal (FTID).	ut capture D
0: Capture on the falling edge of FTID	
1: Capture on the rising edge of FTID	
3 BUFEA 0 R/W Buffer Enable A	
Selects whether ICRC is to be used as a b for ICRA.	ouffer register
0: ICRC is not used as a buffer register for	r ICRA
1: ICRC is used as a buffer register for ICF	RA
2 BUFEB 0 R/W Buffer Enable B	
Selects whether ICRD is to be used as a b for ICRB.	ouffer register
0: ICRD is not used as a buffer register for	r ICRB
1: ICRD is used as a buffer register for ICF	RB

Bit	Bit Name	Initial Value	R/W	Description
1	CKS1	0	R/W	Clock Select 1, 0
0	CKS0	0		Select clock source for FRC.
				00: $\phi/2$ internal clock source
				01:
				10: $\phi/32$ internal clock source
				11: External clock source (counting at FTCI rising edge)

#### 9.3.9 Timer Output Compare Control Register (TOCR)

TOCR enables output from the output compare pins, selects the output levels, switches access between output compare registers A and B, controls the ICRD and OCRA operating modes, and switches access to input capture registers A, B, and C.

Bit	Bit Name	Initial Value	R/W	Description
7	ICRDMS	0	R/W	Input Capture D Mode Select
				Specifies whether ICRD is used in the normal operating mode or in the operating mode using OCRDM.
				0: The normal operating mode is specified for ICRD
				1: The operating mode using OCRDM is specified for ICRD
6	OCRAMS	0	R/W	Output Compare A Mode Select
				Specifies whether OCRA is used in the normal operating mode or in the operating mode using OCRAR and OCRAF.
				0: The normal operating mode is specified for OCRA
				1: The operating mode using OCRAR and OCRAF is specified for OCRA
5	ICRS	0	R/W	Input Capture Register Select
				The same addresses are shared by ICRA and OCRAR, by ICRB and OCRAF, and by ICRC and OCRDM. The ICRS bit determines which registers are selected when the shared addresses are read from or written to. The operation of ICRA, ICRB, and ICRC is not affected.
				0: ICRA, ICRB, and ICRC are selected
				1: OCRAR, OCRAF, and OCRDM are selected

Bit	Bit Name	Initial Value	R/W	Description	
4	OCRS	0	R/W	Output Compare Register Select	
				OCRA and OCRB share the same address. When this address is accessed, the OCRS bit selects which register is accessed. The operation of OCRA or OCRB is not affected.	
				0: OCRA is selected	
				1: OCRB is selected	
3	OEA	0	R/W	Output Enable A	
				Enables or disables output of the output compare A output pin (FTOA).	
				0: Output compare A output is disabled	
				1: Output compare A output is enabled	
2	OEB	0	R/W	Output Enable B	
				Enables or disables output of the output compare B output pin (FTOB).	
				0: Output compare B output is disabled	
				1: Output compare B output is enabled	
1	OLVLA	0	R/W	Output Level A	
				Selects the level to be output at the output compare A output pin (FTOA) in response to compare-match A (signal indicating a match between the FRC and OCRA values). When the OCRAMS bit is 1, this bit is ignored.	
				0: 0 is output at compare-match A	
				1: 1 is output at compare-match A	
0	OLVLB	0	R/W	Output Level B	
				Selects the level to be output at the output compare B output pin (FTOB) in response to compare-match B (signal indicating a match between the FRC and OCRB values).	
				0: 0 is output at compare-match B	
				1: 1 is output at compare-match B	

# 9.4 Operation

#### 9.4.1 Pulse Output

Figure 9.2 shows an example of 50%-duty pulses output with an arbitrary phase difference. When a compare match occurs while the CCLRA bit in TCSR is set to 1, the OLVLA and OLVLB bits are inverted by software.





Figure 9.2 Example of Pulse Output

# 9.5 Operation Timing

#### 9.5.1 FRC Increment Timing

Figure 9.3 shows the FRC increment timing with an internal clock source. Figure 9.4 shows the increment timing with an external clock source. The pulse width of the external clock signal must be at least 1.5 system clocks ( $\phi$ ). The counter will not increment correctly if the pulse width is shorter than 1.5 system clocks ( $\phi$ ).



Rev. 2.00 Mar 21, 2006 page 159 of 518 REJ09B0299-0200




Figure 9.4 Increment Timing with External Clock Source

#### 9.5.2 Output Compare Output Timing

A compare-match signal occurs at the last state when the FRC and OCR values match (at the timing when the FRC updates the counter value). When a compare-match signal occurs, the level selected by the OLVL bit in TOCR is output at the output compare pin (FTOA or FTOB). Figure 9.5 shows the timing of this operation for compare-match A.




Figure 9.5 Timing of Output Compare A Output

#### 9.5.3 FRC Clear Timing

FRC can be cleared when compare-match A occurs. Figure 9.6 shows the timing of this operation.




Figure 9.6 Clearing of FRC by Compare-Match A Signal

#### 9.5.4 Input Capture Input Timing

The rising or falling edge can be selected for the input capture input timing by the IEDGA to IEDGD bits in TCR. Figure 9.7 shows the usual input capture timing when the rising edge is selected.




Figure 9.7 Input Capture Input Signal Timing (Usual Case)

If ICRA to ICRAD are read when the corresponding input capture signal arrives, the internal input capture signal is delayed by one system clock ( $\phi$ ). Figure 9.8 shows the timing for this case.




Figure 9.8 Input Capture Input Signal Timing (When ICRA to ICRD Are Read)

#### 9.5.5 Buffered Input Capture Input Timing

ICRC and ICRD can operate as buffers for ICRA and ICRB, respectively. Figure 9.9 shows how input capture operates when ICRC is used as ICRA's buffer register (BUFEA = 1) and IEDGA and IEDGC are set to different values (IEDGA = 0 and IEDGC = 1, or IEDGA = 1 and IEDGC = 0), so that input capture is performed on both the rising and falling edges of FTIA.





Figure 9.9 Buffered Input Capture Timing

Even when ICRC or ICRD is used as a buffer register, its input capture flag is set by the selected transition of its input capture signal. For example, if ICRC is used to buffer ICRA, when the edge transition selected by the IEDGC bit occurs on the FTIC input capture line, ICFC will be set, and if the ICICE bit is set at this time, an interrupt will be requested. The FRC value will not be transferred to ICRC, however. In buffered input capture, if either set of two registers to which data will be transferred (ICRA and ICRC, or ICRB and ICRD) is being read when the input capture input signal arrives, input capture is delayed by one system clock ( $\phi$ ). Figure 9.10 shows the timing when BUFEA = 1.



**Figure 9.10** Buffered Input Capture Timing (BUFEA = 1)

#### 9.5.6 Timing of Input Capture Flag (ICF) Setting

The input capture flag, ICFA, ICFB, ICFC, or ICFD, is set to 1 by the input capture signal. The FRC value is simultaneously transferred to the corresponding input capture register (ICRA, ICRB, ICRC, or ICRD). Figure 9.11 shows the timing of setting the ICFA to ICFD flag.




Figure 9.11 Timing of Input Capture Flag (ICFA, ICFB, ICFC, or ICFD) Setting

# Renesas

#### 9.5.7 Timing of Output Compare Flag (OCF) setting

The output compare flag, OCFA or OCFB, is set to 1 by a compare-match signal generated when the FRC value matches the OCRA or OCRB value. This compare-match signal is generated at the last state in which the two values match, just before FRC increments to a new value. When the FRC and OCRA or OCRB value match, the compare-match signal is not generated until the next cycle of the clock source. Figure 9.12 shows the timing of setting the OCFA or OCFB flag.




Figure 9.12 Timing of Output Compare Flag (OCFA or OCFB) Setting

#### 9.5.8 Timing of FRC Overflow Flag Setting

The FRC overflow flag (OVF) is set to 1 when FRC overflows (changes from H'FFFF to H'0000). Figure 9.13 shows the timing of setting the OVF flag.




Figure 9.13 Timing of Overflow Flag (OVF) Setting

Rev. 2.00 Mar 21, 2006 page 164 of 518 REJ09B0299-0200

#### 9.5.9 Automatic Addition Timing

When the OCRAMS bit in TOCR is set to 1, the contents of OCRAR and OCRAF are automatically added to OCRA alternately, and when an OCRA compare-match occurs a write to OCRA is performed. Figure 9.14 shows the OCRA write timing.





Figure 9.14 OCRA Automatic Addition Timing

#### 9.5.10 Mask Signal Generation Timing

When the ICRDMS bit in TOCR is set to 1 and the contents of OCRDM are other than H'0000, a signal that masks the ICRD input capture signal is generated. The mask signal is set by the input capture signal. The mask signal is cleared by the sum of the ICRD contents and twice the OCRDM contents, and an FRC compare-match. Figure 9.15 shows the timing of setting the mask signal. Figure 9.16 shows the timing of clearing the mask signal.



#### Figure 9.15 Timing of Input Capture Mask Signal Setting




Figure 9.16 Timing of Input Capture Mask Signal Clearing

# 9.6 Interrupt Sources

The free-running timer can request seven interrupts: ICIA to ICID, OCIA, OCIB, and FOVI. Each interrupt can be enabled or disabled by an enable bit in TIER. Independent signals are sent to the interrupt controller for each interrupt. Table 9.2 lists the sources and priorities of these interrupts.

Interrupt	Interrupt Source	Interrupt Flag	Priority
ICIA	Input capture of ICRA	ICFA	High
ICIB	Input capture of ICRB	ICFB	▲
ICIC	Input capture of ICRC	ICFC	
ICID	Input capture of ICRD	ICFD	
OCIA	Compare match of OCRA	OCFA	
OCIB	Compare match of OCRB	OCFB	
FOVI	Overflow of FRC	OVF	Low

## 9.7 Usage Notes

#### 9.7.1 Conflict between FRC Write and Clear

If an internal counter clear signal is generated during the state after an FRC write cycle, the clear signal takes priority and the write is not performed. Figure 9.17 shows the timing for this type of conflict.




Figure 9.17 FRC Write-Clear Conflict

#### 9.7.2 Conflict between FRC Write and Increment

If an FRC increment pulse is generated during the state after an FRC write cycle, the write takes priority and FRC is not incremented. Figure 9.18 shows the timing for this type of conflict.




Figure 9.18 FRC Write-Increment Conflict



#### 9.7.3 Conflict between OCR Write and Compare-Match

If a compare-match occurs during the state after an OCRA or OCRB write cycle, the write takes priority and the compare-match signal is disabled. Figure 9.19 shows the timing for this type of conflict.

If automatic addition of OCRAR and OCRAF to OCRA is selected, and a compare-match occurs in the cycle following the OCRA, OCRAR, and OCRAF write cycle, the OCRA, OCRAR and OCRAF write takes priority and the compare-match signal is disabled. Consequently, the result of the automatic addition is not written to OCRA. Figure 9.20 shows the timing for this type of conflict.




Figure 9.19 Conflict between OCR Write and Compare-Match (When Automatic Addition Function Is Not Used)

# Renesas





Figure 9.20 Conflict between OCRAR/OCRAF Write and Compare-Match (When Automatic Addition Function Is Used)


# 9.7.4 Switching of Internal Clock and FRC Operation

When the internal clock is changed, the changeover may cause FRC to increment. This depends on the time at which the clock is switched (bits CKS1 and CKS0 are rewritten), as shown in table 9.3.

When an internal clock is used, the FRC clock is generated on detection of the falling edge of the internal clock scaled from the system clock ( $\phi$ ). If the clock is changed when the old source is high and the new source is low, as in case no. 3 in table 9.3, the changeover is regarded as a falling edge that triggers the FRC clock, and FRC is incremented. Switching between an internal clock and external clock can also cause FRC to increment.



#### Table 9.3 Switching of Internal Clock and FRC Operation



Note: \* Generated on the assumption that the switchover is a falling edge; FRC is incremented.

## 9.7.5 Module Stop Mode Setting

FRT operation can be enabled or disabled using the module stop control register. The initial setting is for FRT operation to be halted. Register access is enabled by canceling the module stop mode. For details, refer to section 19, Power-Down Modes.



# Section 10 8-Bit Timer (TMR)

This LSI has an on-chip 8-bit timer module (TMR\_0 and TMR\_1) with two channels operating on the basis of an 8-bit counter. The 8-bit timer module can be used as a multifunction timer in a variety of applications, such as generation of counter reset, interrupt requests, and pulse output with an arbitrary duty cycle using a compare-match signal with two registers.

This LSI also has a similar on-chip 8-bit timer module (TMR\_Y and TMR\_X) with two channels.

# 10.1 Features

- Selection of clock sources
  - TMR\_0, TMR\_1: The counter input clock can be selected from six internal clocks and an external clock
  - --- TMR\_Y, TMR\_X: The counter input clock can be selected from six internal clocks<sup>\*1</sup> and an external clock
- Selection of three ways to clear the counters
  - The counters can be cleared on compare-match A or compare-match B, or by an external reset signal.
- Timer output controlled by two compare-match signals
  - The timer output signal in each channel is controlled by two independent compare-match signals, enabling the timer to be used for various applications, such as the generation of pulse output or PWM output with an arbitrary duty cycle.
- Cascading of two channels
  - Cascading of TMR\_0 and TMR\_1

Operation as a 16-bit timer can be performed using TMR\_0 as the upper half and TMR\_1 as the lower half (16-bit count mode).

 $TMR\_1$  can be used to count  $TMR\_0$  compare-match occurrences (compare-match count mode).

— Cascading of TMR\_Y and TMR\_X $^{*2}$ 

Operation as a 16-bit timer can be performed using TMR\_Y as the upper half and TMR\_X as the lower half (16-bit count mode).

TMR\_X can be used to count TMR\_Y compare-match occurrences (compare-match count mode).

# Renesas

- Multiple interrupt sources for each channel
  - TMR\_0, TMR\_1, and TMR\_Y: Three types of interrupts: Compare-match A, compare-match B, and overflow
     TMR X: One type of interrupt: Input capture
- Notes: 1. The program development tool (emulator) supports three internal clocks.
  - 2. The program development tool (emulator) does not support this function.

Figures 10.1 and 10.2 show block diagrams of 8-bit timers.

An input capture function is added to TMR\_X.







Figure 10.1 Block Diagram of 8-Bit Timer (TMR\_0 and TMR\_1)



#### Figure 10.2 Block Diagram of 8-Bit Timer (TMR\_Y and TMR\_X)

Rev. 2.00 Mar 21, 2006 page 176 of 518 REJ09B0299-0200

# **10.2** Input/Output Pins

Table 10.1 summarizes the input and output pins of the TMR.

Channel	Name	Symbol	I/O	Function
TMR_0	Timer output	TMO0	Output	Output controlled by compare-match
	Timer clock input	TMCI0	Input	External clock input for the counter
	Timer reset input	TMRI0	Input	External reset input for the counter
TMR_1	Timer output	TMO1	Output	Output controlled by compare-match
	Timer clock input	TMCI1	Input	External clock input for the counter
	Timer reset input	TMRI1	Input	External reset input for the counter
TMR_Y	Timer clock/reset input	TMIY (TMCIY/TMRIY)	Input	External clock input/external reset input for the counter
TMR_Y	Timer output	TMOY*	Output	Output controlled by compare-match
TMR_X	Timer output	TMOX/ ExTMOX <sup>*</sup>	Output	Output controlled by compare-match
	Timer clock/reset input	TMIX (TMCIX/TMRIX)	Input	External clock input/external reset input for the counter

#### Table 10.1 Pin Configuration

Note: \* The program development tool (emulator) does not support this pin.

## **10.3** Register Descriptions

The TMR has the following registers. For details on the serial timer control register, see section 3.2.3, Serial Timer Control Register (STCR).

#### TMR\_0

- Timer counter\_0 (TCNT\_0)
- Time constant register A\_0 (TCORA\_0)
- Time constant register B\_0 (TCORB\_0)
- Timer control register\_0 (TCR\_0)
- Timer control/status register\_0 (TCSR\_0)

# Renesas

#### TMR\_1

- Timer counter\_1 (TCNT\_1)
- Time constant register A\_1 (TCORA\_1)
- Time constant register B\_1 (TCORB\_1)
- Timer control register\_1 (TCR\_1)
- Timer control/status register\_1 (TCSR\_1)

# TMR\_Y

- Timer counter\_Y (TCNT\_Y)
- Time constant register A\_Y (TCORA\_Y)
- Time constant register B\_Y (TCORB\_Y)
- Timer control register\_Y (TCR\_Y)
- Timer control/status register\_Y (TCSR\_Y)
- Timer input select register (TISR)
- Timer connection register S (TCONRS)

# TMR\_X

- Timer counter\_X (TCNT\_X)
- Time constant register A\_X (TCORA\_X)
- Time constant register B\_X (TCORB\_X)
- Timer control register\_X (TCR\_X)
- Timer control/status register\_X (TCSR\_X)
- Input capture register (TICR)
- Time constant register (TCORC)
- Input capture register R (TICRR)
- Input capture register F (TICRF)
- Timer connection register I (TCONRI)

For both TMR\_Y and TMR\_X

- Timer XY control register (TCRXY)
- Note: Some of the registers of TMR\_X and TMR\_Y use the same address. The registers can be switched by the TMRX/Y bit in TCONRS.

#### **10.3.1** Timer Counter (TCNT)

Each TCNT is an 8-bit readable/writable up-counter. TCNT\_0 and TCNT\_1 comprise a single 16bit register, so they can be accessed together by word access. The clock source is selected by the CKS2 to CKS0 bits in TCR. TCNT can be cleared by an external reset input signal, comparematch A signal or compare-match B signal. The method of clearing can be selected by the CCLR1 and CCLR0 bits in TCR. When TCNT overflows (changes from H'FF to H'00), the OVF bit in TCSR is set to 1. TCNT is initialized to H'00.

TCNT\_Y can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 1. TCNT\_X can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 0.

#### 10.3.2 Time Constant Register A (TCORA)

TCORA is an 8-bit readable/writable register. TCORA\_0 and TCORA\_1 comprise a single 16-bit register, so they can be accessed together by word access. TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag A (CMFA) in TCSR is set to 1. Note however that comparison is disabled during the T2 state of a TCORA write cycle. The timer output from the TMO pin can be freely controlled by these compare-match A signals and the settings of output select bits OS1 and OS0 in TCSR. TCORA is initialized to H'FF.

TCORA\_Y can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 1. TCORA\_X can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 0.

#### 10.3.3 Time Constant Register B (TCORB)

TCORB is an 8-bit readable/writable register. TCORB\_0 and TCORB\_1 comprise a single 16-bit register, so they can be accessed together by word access. TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag B (CMFB) in TCSR is set to 1. Note however that comparison is disabled during the T2 state of a TCORB write cycle. The timer output from the TMO pin can be freely controlled by these compare-match B signals and the settings of output select bits OS3 and OS2 in TCSR. TCORB is initialized to H'FF.

TCORB\_Y can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 1. TCORB\_X can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 0.

## 10.3.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition by which TCNT is cleared, and enables/disables interrupt requests.

TCR\_Y can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 1. TCR\_X can be accessed when the HIE bit in SYSCR is 0 and the TMRX/Y bit in TCONRS is 0.

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare-Match Interrupt Enable B
				Selects whether the CMFB interrupt request (CMIB) is enabled or disabled when the CMFB flag in TCSR is set to 1. For TMR_X, a CMIB interrupt does not occur irrespective of the value of this bit.
				0: CMFB interrupt request (CMIB) is disabled
				1: CMFB interrupt request (CMIB) is enabled
6	CMIEA	0	R/W	Compare-Match Interrupt Enable A
				Selects whether the CMFA interrupt request (CMIA) is enabled or disabled when the CMFA flag in TCSR is set to 1. For TMR_X, a CMIA interrupt does not occur irrespective of the value of this bit.
				0: CMFA interrupt request (CMIA) is disabled
				1: CMFA interrupt request (CMIA) is enabled
5	OVIE	0	R/W	Timer Overflow Interrupt Enable
				Selects whether the OVF interrupt request (OVI) is enabled or disabled when the OVF flag in TCSR is set to 1. For TMR_X, an OVI interrupt does not occur irrespective of the value of this bit.
				0: OVF interrupt request (OVI) is disabled
				1: OVF interrupt request (OVI) is enabled
4	CCLR1	0	R/W	Counter Clear 1, 0
3	CCLR0	0	R/W	These bits select the method by which the timer counter is cleared.
				00: Clearing is disabled
				01: Cleared on compare-match A
				10: Cleared on compare-match B
				11: Cleared on rising edge of external reset input
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	These bits select the clock input to TCNT and count
0	CKS0	0	R/W	condition, together with the ICKS1 and ICKS0 bits in STCR. For details, see table 10.2.

	TCR			STCR		
Channel	CKS2	CKS1	CKS0	ICKS1	ICKS0	Description
TMR_0	0	0	0	_	_	Disables clock input
	0	0	1	_	0	Increments at falling edge of internal clock $_{\varphi /8}$
	0	0	1	_	1	Increments at falling edge of internal clock $\varphi/2$
	0	1	0	—	0	Increments at falling edge of internal clock $_{\varphi/64}$
	0	1	0	_	1	Increments at falling edge of internal clock $\phi/32$
	0	1	1	—	0	Increments at falling edge of internal clock $\phi/1024$
	0	1	1	—	1	Increments at falling edge of internal clock $\phi/256$
	1	0	0	—	—	Increments at overflow signal from TCNT_1*
TMR_1	0	0	0	_	_	Disables clock input
	0	0	1	0	—	Increments at falling edge of internal clock $\phi/8$
	0	0	1	1	_	Increments at falling edge of internal clock $_{\varphi\!/2}$
	0	1	0	0	_	Increments at falling edge of internal clock $_{\varphi/64}$
	0	1	0	1	_	Increments at falling edge of internal clock $_{\varphi /128}$
	0	1	1	0	—	Increments at falling edge of internal clock $\phi/1024$
	0	1	1	1	_	Increments at falling edge of internal clock $_{\varphi/2048}$
	1	0	0	—	—	Increments at compare-match A from TCNT_0*

 Table 10.2
 Clock Input to TCNT and Count Condition (1)

	TCR			STCR		
Channel	CKS2	CKS1	CKS0	ICKS1	ICKS0	Description
Common	1	0	1	_	—	Increments at rising edge of external clock
	1	1	0	_	—	Increments at falling edge of external clock
	1	1	1	—	—	Increments at both rising and falling edges of external clock

Note: \* If the TMR\_0 clock input is set as the TCNT\_1 overflow signal and the TMR\_1 clock input is set as the TCNT\_0 compare-match signal simultaneously, a count-up clock cannot be generated. These settings should not be made.

#### Table 10.2 Clock Input to TCNT and Count Condition (2)

	TCR			TCRXY	*2	
Channel	CKS2	CKS1	CKS0	CKSX	CKSY	Description
TMR_Y	0	0	0	_	0	Disables clock input
	0	0	1	_	0	Increments at
	0	1	0	_	0	Increments at \$\phi/256
	0	1	1	_	0	Increments at
	1	0	0	_	0	Disables clock input
	0	0	0	_	1	Disables clock input
	0	0	1	_	1	Increments at \$\phi/4096
	0	1	0	_	1	Increments at ø/8192
	0	1	1	_	1	Increments at \$\phi/16384
	1	0	0	—	1	Increments at overflow signal from TCNT_X <sup>*1</sup>
	1	0	1	—	—	Increments at rising edge of external clock
	1	1	0	_	_	Increments at falling edge of external clock
	1	1	1			Increments at both rising and falling edges of external clock

	TCR			TCRXY <sup>*2</sup>		
Channel	CKS2	CKS1	CKS0	CKSX	CKSY	Description
TMR_X	0	0	0	0	_	Disables clock input
	0	0	1	0	_	Increments at $\phi$
	0	1	0	0	_	Increments at
	0	1	1	0	_	Increments at
	1	0	0	0	_	Disables clock input
	0	0	0	1	_	Disables clock input
	0	0	1	1	_	Increments at
	0	1	0	1	_	Increments at
	0	1	1	1	_	Increments at
	1	0	0	1	—	Increments at compare-match A from TCNT_Y <sup>*1</sup>
	1	0	1	_	—	Increments at rising edge of external clock
	1	1	0	_	—	Increments at falling edge of external clock
	1	1	1	_	—	Increments at both rising and falling edges of external clock

Notes: 1. If the TMR\_Y clock input is set as the TCNT\_X overflow signal and the TMR\_X clock input is set as the TCNT\_Y compare-match signal simultaneously, a count-up clock cannot be generated. These settings should not be made.

2. The program development tool (emulator) does not support TCRXY. Selection of the internal clock is only available when CKSX = 0 and CKSY = 0.

## 10.3.5 Timer Control/Status Register (TCSR)

TCSR indicates the status flags and controls compare-match output.

## TCSR\_0

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_0 and TCORB_0 match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_0 and TCORA_0 match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_0 overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4	ADTE	0	R/W	A/D Trigger Enable
				Enables or disables A/D converter start requests by compare-match A.
				0: A/D converter start requests by compare-match A are disabled
				1: A/D converter start requests by compare-match A are enabled
3	OS3	0	R/W	Output Select 3, 2
2	OS2	0	R/W	These bits specify how the TMO0 pin output level is to be changed by compare-match B of TCORB_0 and TCNT_0.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

Bit	Bit Name	Initial Value	R/W	Description
1	OS1	0	R/W	Output Select 1, 0
0	OS0	0	R/W	These bits specify how the TMO0 pin output level is to be changed by compare-match A of TCORA_0 and TCNT_0.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

Note: \* Only 0 can be written, for flag clearing.

## TCSR\_1

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_1 and TCORB_1 match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_1 and TCORA_1 match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_1 overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when $OVF = 1$ , then write 0 in $OVF$
4		1	R	Reserved
				This bit is always read as 1 and cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
3	OS3	0	R/W	Output Select 3, 2
2	OS2	0	R/W	These bits specify how the TMO1 pin output level is to be changed by compare-match B of TCORB_1 and TCNT_1.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)
1	OS1	0	R/W	Output Select 1, 0
0	OS0	0	R/W	These bits specify how the TMO1 pin output level is to be changed by compare-match A of TCORA_1 and TCNT_1.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

Note: \* Only 0 can be written, for flag clearing.

## TCSR\_X

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_X and TCORB_X match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_X and TCORA_X match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA

Bit	Bit Name	Initial Value	R/W	Description
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_X overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4	ICF	0	R/(W)*	Input Capture Flag
				[Setting condition]
				When a rising edge and falling edge is detected in the external reset signal in that order.
				[Clearing condition]
				Read ICF when ICF = 1, then write 0 in ICF
3	OS3	0	R/W	Output Select 3, 2
2	OS2	0	R/W	These bits specify how the TMOX pin output level is to be changed by compare-match B of TCORB_X and TCNT_X.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)
1	OS1	0	R/W	Output Select 1, 0
0	OS0	0	R/W	These bits specify how the TMOX pin output level is to be changed by compare-match A of TCORA_X and TCNT_X.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

Note: \* Only 0 can be written, for flag clearing.

## TCSR\_Y

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*1	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_Y and TCORB_Y match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*1	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_Y and TCORA_Y match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				When TCNT_Y overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4	ICIE	1	R/W	Input Capture Interrupt Enable
				Enables or disables the ICF interrupt request (ICIX) when the ICF bit in TCSR_X is set to 1.
				0: ICF interrupt request (ICIX) is disabled
				1: ICF interrupt request (ICIX) is enabled
3	OS3	0	R/W	Output Select 3, 2
2	OS2	0	R/W	These bits specify how the TMOY pin <sup>*2</sup> output level is to be changed by compare-match B of TCORB_Y and TCNT_Y.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

Bit	Bit Name	Initial Value	R/W	Description
1	OS1	0	R/W	Output Select 1, 0
0	OS0	0	R/W	These bits specify how the TMOY pin <sup>*2</sup> output level is to be changed by compare-match A of TCORA_Y and TCNT_Y.
				00: No change
				01: 0 is output
				10: 1 is output
				11: Output is inverted (toggle output)

Notes: 1. Only 0 can be written, for flag clearing.

2. The program development tool (emulator) does not support this pin.

#### 10.3.6 Time Constant Register (TCORC)

TCORC is an 8-bit readable/writable register. The sum of contents of TCORC and TICR is always compared with TCNT. When a match is detected, a compare-match C signal is generated. However, comparison at the T2 state in the write cycle to TCORC and at the input capture cycle of TICR is disabled. TCORC is initialized to H'FF.

#### 10.3.7 Input Capture Registers R and F (TICRR and TICRF)

TICRR and TICRF are 8-bit read-only registers. While the ICST bit in TCONRI is set to 1, the contents of TCNT are transferred at the rising edge and falling edge of the external reset input (TMRIX) in that order. The ICST bit is cleared to 0 when one capture operation ends. TICRR and TICRF are initialized to H'00.

#### 10.3.8 Timer Input Select Register (TISR)

Bit	Bit Name	Initial Value	R/W	Description
7	_	All 1	R/(W)	Reserved
to 1				The initial value should not be changed.
0	IS	0	R/W	Input Select
				Selects a timer clock/reset input pin (TMIY) as the signal source of external clock/reset input for the TMR_Y counter.
				0: Input is prohibited
				1: TMIY (TMCIY/TMRIY) is permitted for input

## 10.3.9 Timer Connection Register I (TCONRI)

TCONRI controls the input capture function.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5		All 0	R/W	Reserved
				The initial value should not be changed.
4	ICST	0	R/W	Input Capture Start Bit
				TMR_X has input capture registers (TICRR and TICRF). TICRR and TICRF can measure the width of a pulse by means of a single capture operation under the control of the ICST bit. When a rising edge followed by a falling edge is detected on TMRIX after the ICST bit is set to 1, the contents of TCNT at those points are captured into TICRR and TICRF, respectively, and the ICST bit is cleared to 0.
				[Clearing condition]
				When a rising edge followed by a falling edge is detected on TMRIX
				[Setting condition]
				When 1 is written in ICST after reading ICST = 0
3 to 0	_	All 0	R/W	Reserved
				The initial values should not be modified.

## 10.3.10 Timer Connection Register S (TCONRS)

TCONRS selects whether to access TMR\_X or TMR\_Y registers.

Bit	Bit Name	Initial Value	R/W	Description
7	TMR_X/Y	0	R/W	TMR_X/TMR_Y Access Select
				For details, see table 10.3.
				0: The TMR_X registers are accessed at addresses H'(FF)FFF0 to H'(FF)FFF5
				1: The TMR_Y registers are accessed at addresses H'(FF)FFF0 to H'(FF)FFF5
6 to 0	_	All 0	R/W	Reserved
				The initial values should not be modified.

TMRX/Y	H'FFF0	H'FFF1	H'FFF2	H'FFF3	H'FFF4	H'FFF5	H'FFF6	H'FFF7
0	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X
	TCR_X	TCSR_X	TICRR	TICRF	TCNT_X	TCORC	TCORA_	X TCORB_X
1	TMR_Y	TMR_Y	TMR_Y	TMR_Y	TMR_Y	TMR_Y		
	TCR_Y	TCSR_Y	TCORA_`	Y TCORB_`	Y TCNT_Y	TISR		

Table 10.3 Registers Accessible by TMR\_X/TMR\_Y

## 10.3.11 Timer XY Control Register (TCRXY)

TCRXY selects the TMR\_X and TMR\_Y output pins and internal clock.

Bit	Bit Name	Initial Value	R/W	Description
7	OSX	0	R/W	TMR_X Output Select
				0: Output to P67/TMOX
				1: Output to P77/ExTMOX
6	OEY	0	R/W	TMR_Y Output Enable
				0: Output to P76/TMOY is prohibited
				1: Output to P76/TMOY is permitted
5	CKSX	0	R/W	TMR_X Clock Select
				For details about selection, see the clock conditions in table 10.2.
4	CKSY	0	R/W	TMR_Y Clock Select
				For details about selection, see the clock conditions in table 10.2.
3 to 0	_	All 0	R/W	Reserved
				The initial value should not be changed.

Note: \* The program development tool (emulator) does not support TCRXY.

# 10.4 Operation

## 10.4.1 Pulse Output

Figure 10.3 shows an example for outputting an arbitrary duty pulse.

- 1. Clear the CCLR1 bit in TCR to 0 so that TCNT is cleared according to the compare match of TCORA, and then set the CCLR0 bit to 1.
- 2. Set the OS3 to OS0 bits in TCSR to B'0110 so that 1 is output according to the compare match of TCORA and 0 is output according to the compare match of TCORB.

According to the above settings, the waveforms with the TCORA cycle and TCORB pulse width can be output without the intervention of software.




Figure 10.3 Pulse Output Example



## **10.5** Operation Timing

#### 10.5.1 TCNT Count Timing

Figure 10.4 shows the TCNT count timing with an internal clock source. Figure 10.5 shows the TCNT count timing with an external clock source. The pulse width of the external clock signal must be at least 1.5 system clocks ( $\phi$ ) for a single edge and at least 2.5 system clocks ( $\phi$ ) for both edges. The counter will not increment correctly if the pulse width is less than these values.




Figure 10.4 Count Timing for Internal Clock Input





Figure 10.5 Count Timing for External Clock Input (Both Edges)

## 10.5.2 Timing of CMFA and CMFB Setting at Compare-Match

The CMFA and CMFB flags in TCSR are set to 1 by a compare-match signal generated when the TCNT and TCOR values match. The compare-match signal is generated at the last state in which the match is true, just when the timer counter is updated. Therefore, when TCNT and TCOR match, the compare-match signal is not generated until the next TCNT input clock. Figure 10.6 shows the timing of CMF flag setting.





#### 10.5.3 Timing of Timer Output at Compare-Match

When a compare-match signal occurs, the timer output changes as specified by the OS3 to OS0 bits in TCSR. Figure 10.7 shows the timing of timer output when the output is set to toggle by a compare-match A signal.





Figure 10.7 Timing of Toggled Timer Output by Compare-Match A Signal

#### 10.5.4 Timing of Counter Clear at Compare-Match

TCNT is cleared when compare-match A or compare-match B occurs, depending on the setting of the CCLR1 and CCLR0 bits in TCR. Figure 10.8 shows the timing of clearing the counter by a compare-match.





#### 10.5.5 TCNT External Reset Timing

TCNT is cleared at the rising edge of an external reset input, depending on the settings of the CCLR1 and CCLR0 bits in TCR. The width of the clearing pulse must be at least 1.5 states. Figure 10.9 shows the timing of clearing the counter by an external reset input.




Figure 10.9 Timing of Counter Clear by External Reset Input

#### 10.5.6 Timing of Overflow Flag (OVF) Setting

The OVF bit in TCSR is set to 1 when the TCNT overflows (changes from H'FF to H'00). Figure 10.10 shows the timing of OVF flag setting.




Figure 10.10 Timing of OVF Flag Setting



# 10.6 TMR\_0 and TMR\_1 Cascaded Connection

If bits CKS2 to CKS0 in either TCR\_0 or TCR\_1 are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, the 16-bit count mode or compare-match count mode is available.

#### 10.6.1 16-Bit Count Mode

When bits CKS2 to CKS0 in TCR\_0 are set to B'100, the timer functions as a single 16-bit timer with TMR\_0 occupying the upper 8 bits and TMR\_1 occupying the lower 8 bits.

- Setting of compare-match flags
  - The CMF flag in TCSR\_0 is set to 1 when a 16-bit compare-match occurs.
  - The CMF flag in TCSR\_1 is set to 1 when a lower 8-bit compare-match occurs.
- Counter clear specification
  - If the CCLR1 and CCLR0 bits in TCR\_0 have been set for counter clear at compare-match, the 16-bit counter (TCNT\_0 and TCNT\_1 together) is cleared when a 16-bit compare-match occurs. The 16-bit counter (TCNT\_0 and TCNT\_1 together) is also cleared when counter clear by the TMI0 pin has been set.
  - The settings of the CCLR1 and CCLR0 bits in TCR\_1 are ignored. The lower 8 bits cannot be cleared independently.
- Pin output
  - Control of output from the TMO0 pin by bits OS3 to OS0 in TCSR\_0 is in accordance with the 16-bit compare-match conditions.
  - Control of output from the TMO1 pin by bits OS3 to OS0 in TCSR\_1 is in accordance with the lower 8-bit compare-match conditions.

#### 10.6.2 Compare-Match Count Mode

When bits CKS2 to CKS0 in TCR\_1 are B'100, TCNT\_1 counts the occurrence of compare-match A for TMR\_0. TMR\_0 and TMR\_1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clearing are in accordance with the settings for each or TMR\_0 and TMR\_1.

# 10.7 TMR\_Y and TMR\_X Cascaded Connection

If bits CKS2 to CKS0 in either TCR\_Y or TCR\_X are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, 16-bit count mode or compare-match count mode can be selected by the settings of the CKSX and CKSY bits in TCRXY.

## 10.7.1 16-Bit Count Mode

When bits CKS2 to CKS0 in TCR\_Y are set to B'100 and the CKSY bit in TCRXY is set to 1, the timer functions as a single 16-bit timer with TMR\_Y occupying the upper eight bits and TMR\_X occupying the lower 8 bits.

- Setting of compare-match flags
  - The CMF flag in TCSR\_Y is set to 1 when an upper 8-bit compare-match occurs.
  - The CMF flag in TCSR\_X is set to 1 when a lower 8-bit compare-match occurs.
- Counter clear specification
  - If the CCLR1 and CCLR0 bits in TCR\_Y have been set for counter clear at comparematch, only the upper eight bits of TCNT\_Y are cleared. The upper eight bits of TCNT\_Y are also cleared when counter clear by the TMRIY pin has been set.
  - The settings of the CCLR1 and CCLR0 bits in TCR\_X are enabled, and the lower 8 bits of TCNT\_X can be cleared by the counter.
- Pin output
  - Control of output from the TMOY pin by bits OS3 to OS0 in TCSR\_Y is in accordance with the upper 8-bit compare-match conditions.
  - Control of output from the TMOX pin by bits OS3 to OS0 in TCSR\_X is in accordance with the lower 8-bit compare-match conditions.

Note: The program development tool (emulator) does not support 16-bit count mode.

## 10.7.2 Compare-Match Count Mode

When bits CKS2 to CKS0 in TCR\_X are set to B'100 and the CKSX bit in TCRXY is set to 1, TCNT\_X counts the occurrence of compare-match A for TMR\_Y. TMR\_X and TMR\_Y are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clearing are in accordance with the settings for each channel.

Note: The program development tool (emulator) does not support compare-match count mode.

#### **10.7.3** Input Capture Operation

TMR\_X has input capture registers (TICRR and TICRF). A narrow pulse width can be measured with TICRR and TICRF, using a single capture. If the falling edge of TMRIX (TMR\_X input capture input signal) is detected after its rising edge has been detected, the value of TCNT\_X at that time is transferred to both TICRR and TICRF.

**Input Capture Signal Input Timing:** Figure 10.11 shows the timing of the input capture operation.





Figure 10.11 Timing of Input Capture Operation

If the input capture signal is input while TICRR and TICRF are being read, the input capture signal is delayed by one system clock ( $\phi$ ) cycle. Figure 10.12 shows the timing of this operation.



## Figure 10.12 Timing of Input Capture Signal (Input Capture Signal Is Input during TICRR and TICRF Read)

**Selection of Input Capture Signal Input:** TMRIX (input capture input signal of TMR\_X) is selected according to the setting of the ICST bit in TCONRI of the timer connection. The input capture signal selection is shown in table 10.4.

Table 10.4	Input Captu	re Signal Selection
------------	-------------	---------------------

TCONRI	
Bit 4	—
ICST	Description
0	Input capture function not used
1	TMIX pin input selection



## **10.8** Interrupt Sources

TMR\_0, TMR\_1, and TMR\_Y can generate three types of interrupts: CMIA, CMIB, and OVI. TMR\_X can generate an ICIX interrupt. Table 10.5 shows the interrupt sources and priorities. Each interrupt source can be enabled or disabled independently by interrupt enable bits in TCR or TCSR. Independent signals are sent to the interrupt controller for each interrupt.

Channel	Name	Interrupt Source	Interrupt Flag	Interrupt Priority
TMR_0	CMIA0	TCORA_0 compare-match	CMFA	High
	CMIB0	TCORB_0 compare-match	CMFB	<b>▲</b>
	OVI0	TCNT_0 overflow	OVF	—
TMR_1	CMIA1	TCORA_1 compare-match	CMFA	—
	CMIB1	TCORB_1 compare-match	CMFB	—
	OVI1	TCNT_1 overflow	OVF	
TMR_Y	CMIAY	TCORA_Y compare-match	CMFA	—
	CMIBY	TCORB_Y compare-match	CMFB	—
	OVIY	TCNT_Y overflow	OVF	—
TMR_X	ICIX	Input capture	ICF	Low

## 10.9 Usage Notes

#### 10.9.1 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the  $T_2$  state of a TCNT write cycle as shown in figure 10.13, clearing takes priority and the counter write is not performed.




Figure 10.13 Conflict between TCNT Write and Clear

## 10.9.2 Conflict between TCNT Write and Count-Up

If a count-up occurs during the  $T_2$  state of a TCNT write cycle as shown in figure 10.14, the counter write takes priority and the counter is not incremented.




Figure 10.14 Conflict between TCNT Write and Count-Up



#### 10.9.3 Conflict between TCOR Write and Compare-Match

If a compare-match occurs during the  $T_2$  state of a TCOR write cycle as shown in figure 10.15, the TCOR write takes priority and the compare-match signal is disabled. With TMR\_X, a TICR input capture conflicts with a compare-match in the same way as with a write to TCORC. In this case also, the input capture takes priority and the compare-match signal is disabled.





Figure 10.15 Conflict between TCOR Write and Compare-Match

#### **10.9.4** Conflict between Compare-Matches A and B

If compare-matches A and B occur at the same time, the operation follows the output status that is defined for compare-match A or B, according to the priority of the timer output shown in table 10.6.






#### 10.9.5 Switching of Internal Clocks and TCNT Operation


TCNT may increment erroneously when the internal clock is switched over. Table 10.7 shows the relationship between the timing at which the internal clock is switched (by writing to the CKS1 and CKS0 bits) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the falling edge of the internal clock pulse is detected. If clock switching causes a change from high to low level, as shown in no. 3 in table 10.7, a TCNT clock pulse is generated on the assumption that the switchover is a falling edge, and TCNT is incremented.

Erroneous incrementation can also happen when switching between internal and external clocks.

#### Table 10.7 Switching of Internal Clocks and TCNT Operation





- Notes: 1. Includes switching from low to stop, and from stop to low.
  - 2. Includes switching from stop to high.
  - 3. Includes switching from high to stop.
  - 4. Generated on the assumption that the switchover is a falling edge; TCNT is incremented.

## 10.9.6 Mode Setting with Cascaded Connection

If the 16-bit count mode and compare-match count mode are set simultaneously, the input clock pulses for TCNT\_0 and TCNT\_1, and TCNT\_X and TCNT\_Y are not generated, and thus the counters will stop operating. Simultaneous setting of these two modes should therefore be avoided.

## 10.9.7 Module Stop Mode Setting

TMR operation can be enabled or disabled using the module stop control register. The initial setting is for TMR operation to be halted. Register access is enabled by canceling the module stop mode. For details, refer to section 19, Power-Down Modes.



# Section 11 Watchdog Timer (WDT)

This LSI incorporates two watchdog timer channels (WDT\_0 and WDT\_1). The watchdog timer can generate an internal reset signal or an internal NMI interrupt signal if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow. Simultaneously, it can output an overflow signal (RESO) externally.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows. A block diagram of the WDT\_0 and WDT\_1 is shown in figure 11.1.

# 11.1 Features

- Selectable from eight (WDT\_0) or 16 (WDT\_1) counter input clocks.
- Switchable between watchdog timer mode and interval timer mode

#### Watchdog Timer Mode:

- If the counter overflows, an internal reset or an internal NMI interrupt is generated.
- When the LSI is selected to be internally reset at counter overflow, a low level signal is output from the RESO pin if the counter overflows.

#### **Interval Timer Mode:**

• If the counter overflows, an interval timer interrupt (WOVI) is generated.




Figure 11.1 Block Diagram of WDT

Rev. 2.00 Mar 21, 2006 page 208 of 518 REJ09B0299-0200

## **11.2 Input/Output Pins**

The WDT has the pins listed in table 11.1.

#### Table 11.1 Pin Configuration

Name	Symbol	I/O	Function
Reset output pin	RESO	Output	Outputs the counter overflow signal in watchdog timer mode
External sub-clock input pin	EXCL	Input	Inputs the clock pulses to the WDT_1 prescaler counter

## **11.3** Register Descriptions

The WDT has the following registers. To prevent accidental overwriting, TCSR and TCNT have to be written to in a method different from normal registers. For details, refer to section 11.6.1, Notes on Register Access. For details on the system control register, refer to section 3.2.2, System Control Register (SYSCR).

- Timer counter (TCNT)
- Timer control/status register (TCSR)

## 11.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter.

TCNT is initialized to H'00 when the TME bit in the timer control/status register (TCSR) is cleared to 0.

## 11.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

• TCSR\_0

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*1	Overflow Flag
				Indicates that TCNT has overflowed (changes from H'FF to H'00).
				[Setting condition]
				When TCNT overflows (changes from H'FF to H'00)
				However, when internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing conditions]
				<ul> <li>When TCSR is read when OVF = 1<sup>*2</sup>, then 0 is written to OVF</li> </ul>
				When 0 is written to TME
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Interval timer mode
				1: Watchdog timer mode
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting.
				When this bit is cleared, TCNT stops counting and is initialized to H'00.
4	_	0	R/(W)	Reserved
				The initial value should not be changed.
3	RST/NMI	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested

Bit	Bit Name	Initial Value	R/W	Description
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Selects the clock source to be input to. The overflow
0	CKS0	0	R/W	frequency for $\phi = 10$ MHz is enclosed in parentheses.
				000: φ/2 (frequency: 51.2 μs)
				001: φ/64 (frequency: 1.64 ms)
				010: φ/128 (frequency: 3.28 ms)
				011: φ/512 (frequency: 13.1 ms)
				100: φ/2048 (frequency: 52.4 ms)
				101: φ/8192 (frequency: 209.7 ms)
				110: φ/32768 (frequency: 0.84 s)
				111: φ/131072 (frequency: 3.36 s)

Notes: 1. Only 0 can be written, to clear the flag.

2. When OVF is polled with the interval timer interrupt disabled, OVF = 1 must be read at least twice.

## Section 11 Watchdog Timer (WDT)

• TCSR_1					
Bit	Bit Name	Initial Value	R/W	Description	
7	OVF	0	R/(W)*1	Overflow Flag	
				Indicates that TCNT has overflowed (changes from H'FF to H'00).	
				[Setting condition]	
				When TCNT overflows (changes from H'FF to H'00)	
				However, when internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.	
				[Clearing conditions]	
				<ul> <li>When TCSR is read when OVF = 1<sup>*2</sup>, then 0 is written to OVF</li> </ul>	
				When 0 is written to TME	
6	WT/IT	0	R/W	Timer Mode Select	
				Selects whether the WDT is used as a watchdog timer or interval timer.	
				0: Interval timer mode	
				1: Watchdog timer mode	
5	TME	0	R/W	Timer Enable	
				When this bit is set to 1, TCNT starts counting.	
				When this bit is cleared, TCNT stops counting and is initialized to H'00.	



Bit	Bit Name	Initial Value	R/W	Description
4	PSS	0	R/W	Prescaler Select
				Selects the clock source to be input to TCNT.
				0: Counts the divided cycle of $\ensuremath{\varphi}\xspace$ based prescaler (PSM)
				1: Counts the divided cycle of $\phi$ SUB—based prescaler (PSS)
3	RST/NMI	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Selects the clock source to be input to TCNT. The
0	CKS0	0	R/W	overflow cycle for $\phi$ = 10 MHz and $\phi$ SUB = 32.768 kHz is enclosed in parentheses.
				When PSS = 0:
				000: φ/2 (frequency: 51.2 μs)
				001:
				010:
				011:
				100: φ/2048 (frequency: 52.4 ms)
				101:
				110:  φ/32768 (frequency: 0.84 s)
				111: φ/131072 (frequency: 3.36 s)
				When PSS = 1:
				000:
				001:
				010:
				011:
				100:
				101:
				110:
				111: φ/256 (cycle: 2 s)

Notes: 1. Only 0 can be written, to clear the flag.

2. When OVF is polled with the interval timer interrupt disabled, OVF = 1 must be read at least twice.

# 11.4 Operation

## 11.4.1 Watchdog Timer Mode

To use the WDT as a watchdog timer, set the WT/IT bit and the TME bit in TCSR to 1. While the WDT is used as a watchdog timer, if TCNT overflows without being rewritten because of a system malfunction or another error, an internal reset or NMI interrupt request is generated. TCNT does not overflow while the system is operating normally. Software must prevent TCNT overflows by rewriting the TCNT value (normally be writing H'00) before overflows occurs.

If the RST/ $\overline{\text{NMI}}$  bit of TCSR is set to 1, when the TCNT overflows, an internal reset signal for this LSI is issued for 518 system clocks, and the low level signal is simultaneously output from the  $\overline{\text{RESO}}$  pin for 132 states, as shown in figure 11.2. If the RST/ $\overline{\text{NMI}}$  bit is cleared to 0, when the TCNT overflows, an NMI interrupt request is generated. Here, the output from the  $\overline{\text{RESO}}$  pin remains high.

An internal reset request from the watchdog timer and a reset input from the  $\overline{\text{RES}}$  pin are processed in the same vector. Reset source can be identified by the XRST bit status in SYSCR. If a reset caused by a signal input to the  $\overline{\text{RES}}$  pin occurs at the same time as a reset caused by a WDT overflow, the  $\overline{\text{RES}}$  pin reset has priority and the XRST bit in SYSCR is set to 1.

An NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin are processed in the same vector. Do not handle an NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin at the same time.






Figure 11.2 Watchdog Timer Mode (RST/NMI = 1) Operation



#### 11.4.2 Interval Timer Mode

When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each time the TCNT overflows, as shown in figure 11.3. Therefore, an interrupt can be generated at intervals.

When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) is requested at the same time the OVF bit of TCSR is set to 1. The timing is shown in figure 11.4.




Figure 11.3 Interval Timer Mode Operation




Figure 11.4 OVF Flag Set Timing

#### 11.4.3 **RESO** Signal Output Timing

When TCNT overflows in watchdog timer mode, the OVF bit in TCSR is set to 1. When the RST/ $\overline{\text{NMI}}$  bit is 1 here, the internal reset signal is generated for the entire LSI. At the same time, the low level signal is output from the  $\overline{\text{RESO}}$  pin. The timing is shown in figure 11.5.




Figure 11.5 Output Timing of **RESO** signal

### 11.5 Interrupt Sources

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine.

When the NMI interrupt request is selected in watchdog timer mode, an NMI interrupt request is generated by an overflow.

Table 11.2 V	VDT Interrupt Sou	irce
--------------	-------------------	------

Name	Interrupt Source	Interrupt Flag
WOVI	TCNT overflow	OVF

## 11.6 Usage Notes

## 11.6.1 Notes on Register Access

The watchdog timer's registers, TCNT and TCSR differ from other registers in being more difficult to write to. The procedures for writing to and reading from these registers are given below.

Writing to TCNT and TCSR (Example of WDT\_0): These registers must be written to by a word transfer instruction. They cannot be written to by a byte transfer instruction.

TCNT and TCSR both have the same write address. Therefore, satisfy the relative condition shown in figure 11.6 to write to TCNT or TCSR. To write to TCNT, the upper bytes must contain the value H'5A and the lower bytes must contain the write data before the transfer instruction execution. To write to TCSR, the upper bytes must contain the value H'A5 and the lower




Figure 11.6 Writing to TCNT and TCSR (WDT\_0)

**Reading from TCNT and TCSR (Example of WDT\_0):** These registers are read in the same way as other registers. The read address is H'FFA8 for TCSR and H'FFA9 for TCNT.



#### 11.6.2 Conflict between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 11.7 shows this operation.




Figure 11.7 Conflict between TCNT Write and Increment

#### 11.6.3 Changing Values of CKS2 to CKS0 Bits

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before changing the values of bits CKS2 to CKS0.

#### 11.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from watchdog timer to interval timer, while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

#### 11.6.5 System Reset by **RESO** Signal

Inputting the  $\overline{\text{RESO}}$  output signal to the  $\overline{\text{RESO}}$  pin of this LSI prevents the LSI from being initialized correctly; the  $\overline{\text{RESO}}$  signal must not be logically connected to the  $\overline{\text{RES}}$  pin of the LSI. To reset the entire system by the  $\overline{\text{RESO}}$  signal, use the circuit as shown in figure 11.8.




Figure 11.8 Sample Circuit for Resetting System by RESO Signal

# 11.6.6 Counter Values during Transitions between High-Speed, Sub-Active, and Watch Modes

When WDT\_1 is used as a clock counter and is allowed to transit between high-speed mode and sub-active or watch mode, the counter does not display the correct value due to internal clock switching.

Specifically, when transiting from high-speed mode to sub-active or watch mode, that is, when the control clock for WDT\_1 switches from the main clock to the sub-clock, the counter incrementing timing is delayed for approximately two to three clock cycles.

Similarly, when transiting from sub-active or watch mode to high-speed mode, the clock is not supplied until stabilized internal oscillation is available because the main clock oscillator is halted in sub-clock mode. The counter is therefore prevented from incrementing for the time specified by the STS2 to STS0 bits in SBYCR after internal oscillation starts, thus producing counter value differences for this time.

Special care must be taken when using WDT\_1 as a clock counter. Note that no counter value difference is produced while operated in the same mode.



## Section 12 Serial Communication Interface (SCI)

This LSI has a serial communication interface (SCI). The SCI can handle both asynchronous and clocked synchronous serial communication. Asynchronous serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function) in asynchronous mode.

## 12.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously. Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- The on-chip baud rate generator allows any bit rate to be selected An external clock can be selected as a transfer clock source.
- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
- Four interrupt sources

Four interrupt sources — transmit-end, transmit-data-empty, receive-data-full, and receive error — that can issue requests.

#### **Asynchronous Mode:**

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in case of a framing error

#### **Clocked Synchronous Mode:**

- Data length: 8 bits
- Receive error detection: Overrun errors
- Serial data communication with other LSIs that have the clock synchronized communication function

A block diagram of the SCI is shown in figure 12.1.




Figure 12.1 Block Diagram of SCI

## 12.2 Input/Output Pins

Table 12.1 shows the input/output pins for each SCI channel.

#### Table 12.1Pin Configuration

Channel	Symbol <sup>*1</sup>	Input/Output	Function
1	SCK1/ExSCK1*2	Input/Output	Channel 1 clock input/output
	RxD1/ExRxD1*2	Input	Channel 1 receive data input
	TxD1/ExTxD1 <sup>*2</sup>	Output	Channel 1 transmit data output

Notes: 1. Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

2. The program development tool (emulator) does not support this function.

## **12.3** Register Descriptions

The SCI has the following registers.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit data register (TDR)
- Transmit shift register (TSR)
- Serial mode register (SMR)
- Serial control register (SCR)
- Serial status register (SSR)
- Serial interface mode register (SCMR)
- Bit rate register (BRR)
- Serial pin select register (SPSR)\*

Note: \* The program development tool (emulator) does not support this function.

#### 12.3.1 Receive Shift Register (RSR)

RSR is a shift register used to receive serial data that converts it into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

#### 12.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of serial data, it transfers the received serial data from RSR to RDR where it is stored. After this, RSR can receive the next data. Since RSR and RDR function as a double buffer in this way, continuous receive operations can be performed. After confirming that the RDRF bit in SSR is set to 1, read RDR for only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

#### 12.3.3 Transmit Data Register (TDR)

TDR is an 8-bit register that stores transmit data. When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structures of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR when one frame of data is transmitted, the SCI transfers the written data to TSR to continue transmission. Although TDR can be read from or written to by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR for only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

#### 12.3.4 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin. TSR cannot be directly accessed by the CPU.



#### 12.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the on-chip baud rate generator clock source.

Bit	Bit Name	Initial Value	R/W	Description
7	C/Ā	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 bits as the data length.
				1: Selects 7 bits as the data length. LSB-first is fixed and the MSB of TDR is not transmitted in transmission.
				In clocked synchronous mode, a fixed data length of 8 bits is used.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. For a multiprocessor format, parity bit addition and checking are not performed regardless of the PE bit setting.
4	O/E	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				In reception, only the first stop bit is checked. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.

Bit	Bit Name	Initial Value	R/W	Description
2	MP	0	R/W	Multiprocessor Mode (enabled only in asynchronous mode)
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and O/Ē bit settings are invalid in multiprocessor mode.
1	CKS1	0	R/W	Clock Select 1, 0
0	CKS0	0	R/W	These bits select the clock source for the on-chip baud rate generator.
				00:
				01: φ/4 clock (n = 1)
				10: φ/16 clock (n = 2)
				11: φ/64 clock (n = 3)
				For the relation between the bit rate register setting and the baud rate, see section 12.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR.



#### 12.3.6 Serial Control Register (SCR)

SCR is a register that performs enabling or disabling of SCI transfer operations and interrupt requests, and selection of the transfer clock source. For details on interrupt requests, refer to section 12.7, Interrupt Sources.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to section 12.5, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, a TEI interrupt request is enabled.

Bit	Bit Name	Initial Value	R/W	Description
1	CKE1	0	R/W	Clock Enable 1, 0
0	CKE0	0	R/W	These bits select the clock source and SCK pin function.
				Asynchronous mode
				00: Internal clock
				(SCK pin functions as I/O port.)
				01: Internal clock
				(Outputs a clock of the same frequency as the bit rate from the SCK pin.)
				1X: External clock
				(Inputs a clock with a frequency 16 times the bit rate from the SCK pin.)
				Clocked synchronous mode
				0X: Internal clock (SCK pin functions as clock output.)
				1X: External clock (SCK pin functions as clock input.)

Section 12 Serial Communication Interface (SCI)

Legend: X: Don't care



#### 12.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. TDRE, RDRF, ORER, PER, and FER can only be cleared.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Indicates whether TDR contains transmit data.
				[Setting conditions]
				• When the TE bit in SCR is 0
				• When data is transferred from TDR to TSR and
				TDR is ready for data write
				[Clearing condition]
				When 0 is written to TDRE after reading TDRE = 1
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that receive data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing condition]
				When 0 is written to RDRF after reading RDRF = 1
				The RDRF flag is not affected and retains its previous value when the RE bit in SCR is cleared to 0.
5	ORER	0	R/(W)*	Overrun Error
				[Setting condition]
				When the next data is received while RDRF = 1
				[Clearing condition]
				When 0 is written to ORER after reading ORER = 1

Bit	Bit Name	Initial Value	R/W	Description
4	FER	0	R/(W)*	Framing Error
				[Setting condition]
				When the stop bit is 0
				[Clearing condition]
				When 0 is written to FER after reading FER = 1
				In 2-stop-bit mode, only the first stop bit is checked.
3	PER	0	R/(W)*	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing condition]
				When 0 is written to PER after reading PER = 1
2	TEND	1	R	Transmit End
				[Setting conditions]
				• When the TE bit in SCR is 0
				• When TDRE = 1 at transmission of the last bit
				of a 1-byte serial transmit character
				[Clearing condition]
				When 0 is written to TDRE after reading TDRE = 1
1	MPB	0	R	Multiprocessor Bit
				MPB stores the multiprocessor bit in the receive
				frame. When the RE bit in SCR is cleared to 0 its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT stores the multiprocessor bit to be added to
				the transmit frame.

Note: \* Only 0 can be written, to clear the flag.

## 12.3.8 Serial Interface Mode Register (SCMR)

SCMR selects SCI functions and its format.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.
3	SDIR	0	R/W	Data Transfer Direction
				Selects the serial/parallel conversion format.
				0: TDR contents are transmitted with LSB-first.
				Receive data is stored as LSB first in RDR.
				1: TDR contents are transmitted with MSB-first.
				Receive data is stored as MSB first in RDR.
				The SDIR bit is valid only when the 8-bit data format is used for transmission/reception; when the 7-bit data format is used, data is always transmitted/received with LSB-first.
2	SINV	0	R/W	Data Invert
				Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit. When the parity bit is inverted, invert the $O/\overline{E}$ bit in SMR.
				0: TDR contents are transmitted as they are. Receive data is stored as it is in RDR.
				1: TDR contents are inverted before being transmitted. Receive data is stored in inverted form in RDR.
1	_	1	R	Reserved
				This bit is always read as 1 and cannot be modified.
0	SMIF	0	R/W	Serial Communication Interface Mode Select:
				0: Normal asynchronous or clocked synchronous mode
				1: Reserved mode

#### 12.3.9 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 12.2 shows the relationships between the N setting in BRR and bit rate B for normal asynchronous mode and clocked synchronous mode. The initial value of BRR is H'FF, and it can be read from or written to by the CPU at all times.

#### Table 12.2 Relationships between N Setting in BRR and Bit Rate B

Mode Bit Rate		Error	
Asynchronous mode	$B = \frac{\phi \times 10^{6}}{64 \times 2^{2n-1} \times (N+1)}$	Error (%) = { $\frac{\phi \times 10^{6}}{B \times 64 \times 2^{2n-1} \times (N+1)} - 1 $ } × 100	
Clocked synchronous mode	$B = \frac{\phi \times 10^{6}}{64 \times 2^{2n \cdot 1} \times (N+1)}$	_	

Legend:

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ( $0 \le N \le 255$ )

φ: Operating frequency (MHz)

n: Determined by the SMR settings shown in the following table.

	SMR Setting	n	
CKS1	CKS0		
0	0	0	
0	1	1	
1	0	2	
1	1	3	

Table 12.3 shows sample N settings in BRR in normal asynchronous mode. Table 12.4 shows the maximum bit rate settable for each frequency. Table 12.6 shows sample N settings in BRR in clocked synchronous mode. Tables 12.5 and 12.7 show the maximum bit rates with external clock input.



		Operating Frequency φ (MHz)										
				2.097152 2.4576			3					
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0.00	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0.00	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0.00	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	19	-2.34
9600	_	_	_	0	6	-2.48	0	7	0.00	0	9	-2.34
19200	_	—	_			_	0	3	0.00	0	4	-2.34
31250	0	1	0.00		—	_	—		_	0	2	0.00
38400	_	—				_	0	1	0.00	_	_	_

#### Table 12.3 BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

#### **Operating Frequency** $\phi$ **(MHz)**

n 2	3.68 N	64 Error (%)		4	-		4.91	52		5	
	N										
2		(/	n	Ν	Error (%)	n	N	Error (%)	n	N	Error (%)
_	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25
1	191	0.00	1	207	0.16	1	255	0.00	2	64	0.16
1	95	0.00	1	103	0.16	1	127	0.00	1	129	0.16
0	191	0.00	0	207	0.16	0	255	0.00	1	64	0.16
0	95	0.00	0	103	0.16	0	127	0.00	0	129	0.16
0	47	0.00	0	51	0.16	0	63	0.00	0	64	0.16
0	23	0.00	0	25	0.16	0	31	0.00	0	32	-1.36
0	11	0.00	0	12	0.16	0	15	0.00	0	15	1.73
0	5	0.00	_	_	_	0	7	0.00	0	7	1.73
_	—	_	0	3	0.00	0	4	-1.70	0	4	0.00
0	2	0.00	—	—	—	0	3	0.00	0	3	1.73
	1 0 0 0 0 0 0 0	1       191         1       95         0       191         0       95         0       47         0       23         0       11         0       5	1       191       0.00         1       95       0.00         0       191       0.00         0       95       0.00         0       95       0.00         0       47       0.00         0       23       0.00         0       11       0.00         0       5       0.00	1       191       0.00       1         1       95       0.00       1         0       191       0.00       0         0       95       0.00       0         0       95       0.00       0         0       47       0.00       0         0       23       0.00       0         0       11       0.00       0         0       5       0.00            0       0	1       191       0.00       1       207         1       95       0.00       1       103         0       191       0.00       0       207         0       95       0.00       0       103         0       95       0.00       0       103         0       47       0.00       0       51         0       23       0.00       0       25         0       11       0.00       0       12         0       5       0.00             0       3	1       191       0.00       1       207       0.16         1       95       0.00       1       103       0.16         0       191       0.00       0       207       0.16         0       95       0.00       0       103       0.16         0       95       0.00       0       103       0.16         0       95       0.00       0       103       0.16         0       47       0.00       0       51       0.16         0       23       0.00       0       25       0.16         0       11       0.00       0       12       0.16         0       5       0.00              0       3       0.00	1       191       0.00       1       207       0.16       1         1       95       0.00       1       103       0.16       1         0       191       0.00       0       207       0.16       0         0       191       0.00       0       207       0.16       0         0       95       0.00       0       103       0.16       0         0       95       0.00       0       51       0.16       0         0       47       0.00       0       25       0.16       0         0       23       0.00       0       12       0.16       0         0       11       0.00       0       12       0.16       0         0       5       0.00         0           0       3       0.00       0	1       191       0.00       1       207       0.16       1       255         1       95       0.00       1       103       0.16       1       127         0       191       0.00       0       207       0.16       0       255         0       95       0.00       0       103       0.16       0       127         0       47       0.00       0       51       0.16       0       63         0       23       0.00       0       25       0.16       0       31         0       11       0.00       0       12       0.16       0       15         0       5       0.00         0       7           0       3       0.00       0       4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1       191       0.00       1       207       0.16       1       255       0.00       2       64         1       95       0.00       1       103       0.16       1       127       0.00       1       129         0       191       0.00       0       207       0.16       0       255       0.00       1       64         0       95       0.00       0       103       0.16       0       127       0.00       0       129         0       47       0.00       0       51       0.16       0       63       0.00       0       64         0       23       0.00       0       51       0.16       0       63       0.00       0       32         0       11       0.00       0       25       0.16       0       31       0.00       0       32         0       11       0.00       0       12       0.16       0       15       0.00       0       15         0       5       0.00         0       7       0.00       0       7           0 <t< td=""></t<>

Legend:

-: Can be set, but there will be a degree of error.

Note: \* Make the settings so that the error does not exceed 1%.

	Operating Frequency φ (MHz)												
	6				6.14	14	7.3728				8		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03	
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103	0.16	
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207	0.16	
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103	0.16	
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207	0.16	
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103	0.16	
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51	0.16	
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25	0.16	
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12	0.16	
31250	0	5	0.00	0	5	2.40			_	0	7	0.00	
38400	0	4	-2.34	0	4	0.00	0	5	0.00	—	—	_	

 Table 12.3
 BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Operating	Frequency	ሐ (	(MHz)
operating	ricquency	Ψ.	(1911 12)

		9.8304			10				
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)			
110	2	174	-0.26	2	177	-0.25			
150	2	127	0.00	2	129	0.16			
300	1	255	0.00	2	64	0.16			
600	1	127	0.00	1	129	0.16			
1200	0	255	0.00	1	64	0.16			
2400	0	127	0.00	0	129	0.16			
4800	0	63	0.00	0	64	0.16			
9600	0	31	0.00	0	32	-1.36			
19200	0	15	0.00	0	15	1.73			
31250	0	9	-1.70	0	9	0.00			
38400	0	7	0.00	0	7	1.73			

Legend:

—: Can be set, but there will be a degree of error. Note: \* Make the settings so that the error does not exceed 1%.



φ (MHz)	Maximum Bit Rate (bit/s)	n	N	φ (MHz)	Maximum Bit Rate (bit/s)	n	N
2	62500	0	0	9.8304	307200	0	0
2.097152	65536	0	0	10	312500	0	0
2.4576	76800	0	0				
3	93750	0	0	_			
3.6864	115200	0	0	_			
4	125000	0	0	_			
4.9152	153600	0	0	_			
5	156250	0	0	_			
6	187500	0	0	_			
6.144	192000	0	0	_			
7.3728	230400	0	0	_			
8	250000	0	0	_			

 Table 12.4
 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

#### Table 12.5 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.5000	31250	9.8304	2.4576	153600
2.097152	0.5243	32768	10	2.5000	156250
2.4576	0.6144	38400			
3	0.7500	46875			
3.6864	0.9216	57600			
4	1.0000	62500			
4.9152	1.2288	76800			
5	1.2500	78125			
6	1.5000	93750			
6.144	1.5360	96000			
7.3728	1.8432	115200			
8	2.0000	125000			

	C	perati	ng Fre	quenc	;у ф (M	Hz)	
	2		4		8		10
n	Ν	n	Ν	n	Ν	n	Ν
3	70	_	_				
2	124	2	249	3	124	_	_
1	249	2	124	2	249	_	
1	124	1	249	2	124	—	—
0	199	1	99	1	199	1	249
0	99	0	199	1	99	1	124
0	49	0	99	0	199	0	249
0	19	0	39	0	79	0	99
0	9	0	19	0	39	0	49
0	4	0	9	0	19	0	24
0	1	0	3	0	7	0	9
0	0*	0	1*	0	3	0	4
		0	0	0	1		
						0	0*
	3 2 1 1 0 0 0 0 0 0 0 0 0 0 0	2           n         N           3         70           2         124           1         249           1         124           0         199           0         99           0         49           0         19           0         9           0         49           0         19           0         19           0         49           0         19           0         19           0         19           0         19           0         19	2           n         n           3         70         —           2         124         2           1         249         2           1         124         1           0         199         1           0         99         0           0         49         0           0         19         0           0         19         0           0         19         0           0         19         0           0         19         0           0         9         0           0         19         0           0         9         0           0         9         0           0         9         0           0         9         0           0         9         0	2         4           n         n         N           3         70             2         124         2         249           1         249         2         124           1         124         1         249           0         199         1         99           0         99         0         199           0         49         0         99           0         19         0         39           0         9         0         199           0         49         0         99           0         19         39         39           0         4         0         9           0         1         0         3           0         0*         0         1*	2         4           n         N         n           3         70             2         124         2         249         3           1         249         2         124         2           1         124         1         249         2           1         124         1         249         2           0         199         1         99         1           0         99         0         199         1           0         99         0         99         0           0         19         0         99         0           0         19         0         39         0           0         19         0         39         0           0         9         0         19         0           0         4         0         9         0           0         1         0         3         0           0         1         0         3         0	2 $4$ $8$ nNnN370 $ -$ 2124224931241249212422491124124921240199199119909901991991990490990199019039079040901901030700*01*03	nNNNN370212422493124124921242249112412492124019912492124019919911991099019919910990199199101903901990019039019004090190010307000*01*0300010301

 Table 12.6
 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)

Legend:

Blank: Cannot be set.

-: Can be set, but there will be a degree of error.

\*: Continuous transfer or reception is not possible.

#### Table 12.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.3333	333333.3
4	0.6667	666666.7
6	1.0000	100000.0
8	1.3333	1333333.3
10	1.6667	1666666.7

#### 12.3.10 Serial Pin Select Register (SPSR)

SPSR selects the serial I/O pins. SPSR should be set before initialization. Do not set during communication.

Bit	Bit Name	Initial Value	R/W	Description
7	SPS1	0	R/W	Serial Port Select
				Selects the serial I/O pins.
				0: P86/SCK1, P85/RxD1, P84/TxD1
				1: P52/ExSCK1, P51/ExRxD1, P50/ExTxD1
6 to 0	_	All 0	R/W	Reserved
				The initial value should not be changed.

Note: The program development tool (emulator) does not support SPSR.

## 12.4 Operation in Asynchronous Mode

Figure 12.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by transmit/receive data, a parity bit, and finally stop bits (high level). In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer and reception.




Figure 12.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

#### 12.4.1 Data Transfer Format

Table 12.8 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting. For details on the multiprocessor bit, refer to section 12.5, Multiprocessor Communication Function.

SMR Settings				Serial Transmit/Receive Format and Frame Length						
CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12						
0	0	0	0	S 8-bit data STOP						
0	0	0	1	S 8-bit data STOP STOP						
0	1	0	0	S 8-bit data P STOP						
0	1	0	1	S 8-bit data P STOP STOP						
1	0	0	0	S 7-bit data STOP						
1	0	0	1	S 7-bit data STOP STOP						
1	1	0	0	S 7-bit data P STOP						
1	1	0	1	S 7-bit data P STOP STOP						
0	_	1	0	S 8-bit data MPB STOP						
0	_	1	1	S 8-bit data MPB STOP STOP						
1	_	1	0	S 7-bit data MPB STOP						
1	_	1	1	S 7-bit data MPB STOP STOP						

<b>Table 12.8</b>	Serial Transfer Formats (Asynchronous Mode)
14010 1210	Seriar Transfer Tormats (Hsynein onous filoae)

#### 12.4.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the bit rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Since receive data is latched internally at the rising edge of the 8th pulse of the basic clock, data is latched at the middle of each bit, as shown in figure 12.3. Thus the reception margin in asynchronous mode is determined by formula (1) below.

$$M = \{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} (1 + F) - (L - 0.5) F \} \times 100$$
 [%] ... Formula (1)

 $\begin{array}{l} M: \mbox{ Reception margin (%)} \\ N: \mbox{ Ratio of bit rate to clock (N = 16)} \\ D: \mbox{ Clock duty (D = 0.5 to 1.0)} \\ L: \mbox{ Frame length (L = 9 to 12)} \\ F: \mbox{ Absolute value of clock rate deviation} \end{array}$ 

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the formula below.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 \quad [\%] = 46.875 \%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




Figure 12.3 Receive Data Sampling Timing in Asynchronous Mode

#### 12.4.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's transfer clock, according to the setting of the  $C/\overline{A}$  bit in SMR and the CKE1 and CKE0 bits in SCR. When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 12.4.




Figure 12.4 Relation between Output Clock and Transmit Data Phase (Asynchronous Mode)



#### 12.4.4 SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as shown in figure 12.5. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag in SSR is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and ORER flags in SSR, or the contents of RDR. When an external clock is used in asynchronous mode, the clock must be supplied even during initialization.





Figure 12.5 Sample SCI Initialization Flowchart

#### 12.4.5 Data Transmission (Asynchronous Mode)

Figure 12.6 shows an example of the operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt request (TXI) is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.






Figure 12.6 Example of SCI Transmit Operation in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)




Figure 12.7 Sample Serial Transmission Flowchart

#### 12.4.6 Serial Data Reception (Asynchronous Mode)

Figure 12.8 shows an example of the operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI monitors the communication line, and if a start bit is detected, performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag in SSR is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.





Figure 12.8 Example of SCI Receive Operation in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)

Table 12.9 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 12.9 shows a sample flow chart for serial data reception.

SSR Status Flag					
RDRF*	ORER	FER	PER	Receive Data	Receive Error Type
1	1	0	0	Lost	Overrun error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

#### Table 12.9 SSR Status Flags and Receive Data Handling

Note: \* The RDRF flag retains the state it had before data reception.



- SCI initialization: The RxD pin is automatically designated as the receive data input pin.
- [2] [3] Receive error processing and break detection:

If a receive error occurs, read the ORER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.

- [4] SCI status check and receive data read: Read SSR and check that RDRF = 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial reception continuation procedure: To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0.

Legend: · : Logical OR

Figure 12.9 Sample Serial Reception Flowchart (1)




Figure 12.9 Sample Serial Reception Flowchart (2)

## 12.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle for the specified receiving station. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 12.10 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. The receiving station skips data until data with a 1 multiprocessor bit is sent. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.






Figure 12.10 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

#### 12.5.1 Multiprocessor Serial Data Transmission

Figure 12.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.




Figure 12.11 Sample Multiprocessor Serial Transmission Flowchart

### 12.5.2 Multiprocessor Serial Data Reception

Figure 12.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 12.12 shows an example of SCI operation for multiprocessor format reception.




Figure 12.12 Example of SCI Receive Operation (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)




Figure 12.13 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 12.13 Sample Multiprocessor Serial Reception Flowchart (2)

# 12.6 Operation in Clocked Synchronous Mode

Figure 12.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses. One character in transfer data consists of 8-bit data. In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.




Figure 12.14 Data Format in Clocked Synchronous Communication (LSB-First)

### 12.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of the CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronization clock is output from the SCK pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.



### 12.6.2 SCI Initialization (Clocked Synchronous Mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described in a sample flowchart in figure 12.15. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag in SSR is set to 1. However, clearing the RE bit to 0 does not initialize the RDRF, PER, FER, and ORER flags in SSR, or RDR.




Figure 12.15 Sample SCI Initialization Flowchart

### 12.6.3 Serial Data Transmission (Clocked Synchronous Mode)

Figure 12.16 shows an example of SCI operation for transmission in clocked synchronous mode. In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI interrupt request is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified and synchronized with the input clock when use of an external clock has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated. The SCK pin is fixed high.

Figure 12.17 shows a sample flow chart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1. Make sure to clear the receive error flags to 0 before starting transmission. Note that clearing the RE bit to 0 does not clear the receive error flags.




Figure 12.16 Example of SCI Transmit Operation in Clocked Synchronous Mode






Figure 12.17 Sample Serial Transmission Flowchart

### 12.6.4 Serial Data Reception (Clocked Synchronous Mode)

Figure 12.18 shows an example of SCI operation for reception in clocked synchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI performs internal initialization in synchronization with a synchronization clock input or output, starts receiving data, and stores the receive data in RSR.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.




Figure 12.18 Example of SCI Receive Operation in Clocked Synchronous Mode



Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 12.19 shows a sample flowchart for serial data reception.




Figure 12.19 Sample Serial Reception Flowchart

# 12.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous Mode)

Figure 12.20 shows a sample flowchart for simultaneous serial transmit and receive operations. After initializing the SCI, the following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, check that the SCI has finished transmission and the TDRE and TEND flags in SSR are set to 1, clear the TE bit in SCR to 0, and then set the TE and RE bits to 1 simultaneously with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, check that the SCI has finished reception, and clear the RE bit to 0. Then after checking that the RDRF bit in SSR and receive error flags (ORER, FER, and PER) are cleared to 0, set the TE and RE bits to 1 simultaneously with a single instruction.






Figure 12.20 Sample Flowchart of Simultaneous Serial Transmission and Reception

# 12.7 Interrupt Sources

Table 12.10 shows the interrupt sources in serial communication interface. A different interrupt vector is assigned to each interrupt source, and individual interrupt sources can be enabled or disabled using the enable bits in SCR.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. If a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority for acceptance. However, note that if the TDRE and TEND flags are cleared simultaneously by the TXI interrupt routine, the SCI cannot branch to the TEI interrupt routine later.

Channel	Name	Interrupt Source	Interrupt Flag	Priority
1	ERI1	Receive error	ORER, FER, PER	High
	RXI1	Receive data full	RDRF	♠
	TXI1	Transmit data empty	TDRE	
	TEI1	Transmit end	TEND	Low

### Table 12.10 SCI Interrupt Sources



### 12.8 Usage Notes

### 12.8.1 Module Stop Mode Setting

SCI operation can be disabled or enabled using the module stop control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module stop mode. For details, refer to section 19, Power-Down Modes.

### 12.8.2 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag in SSR is set, and the PER flag may also be set. Note that, since the SCI continues the receive operation even after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

### 12.8.3 Mark State and Break Detection

When the TE bit in SCR is 0, the TxD pin is used as an I/O port whose direction (input or output) and level are determined by DR and DDR of the port. This can be used to set the TxD pin to the mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both DDR and DR to 1. Since the TE bit is cleared to 0 at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0. When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

### 12.8.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is SSR is set to 1, even if the TDRE flag in SSR is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE bit in SCR is cleared to 0.

### 12.8.5 Relation between Writing to TDR and TDRE Flag

Data can be written to TDR irrespective of the TDRE flag status in SSR. However, if the new data is written to TDR when the TDRE flag is 0, that is, when the previous data has not been transferred to TSR yet, the previous data in TDR is lost. Be sure to write transmit data to TDR after verifying that the TDRE flag is set to 1.

### 12.8.6 SCI Operations during Mode Transitions

**Transmission:** Before making a transition to module stop, software standby, or sub-sleep mode, stop all transmit operations (TE = TIE = TEIE = 0). TSR, TDR, and SSR are reset. The states of the output pins during each mode depend on the port settings, and the pins output a high-level signal after mode cancellation. If a transition is made during data transmission, the data being transmitted will be undefined.

To transmit data in the same transmission mode after mode cancellation, set TE to 1, read SSR, write to TDR, clear TDRE in this order, and then start transmission. To transmit data in a different transmission mode, initialize the SCI first.

Figure 12.21 shows a sample flowchart for mode transition during transmission. Figures 12.22 and 12.23 show the pin states during transmission.

**Reception:** Before making a transition to module stop, software standby, watch, sub-active, or sub-sleep mode, stop reception (RE = 0). RSR, RDR, and SSR are reset. If a transition is made during data reception, the data being received will be invalid.

To receive data in the same reception mode after mode cancellation, set RE to 1, and then start reception. To receive data in a different reception mode, initialize the SCI first.

Figure 12.24 shows a sample flowchart for mode transition during reception.






Figure 12.21 Sample Flowchart for Mode Transition during Transmission





Figure 12.22 Pin States during Transmission in Asynchronous Mode (Internal Clock)





# Figure 12.23 Pin States during Transmission in Clocked Synchronous Mode (Internal Clock)




Figure 12.24 Sample Flowchart for Mode Transition during Reception

Rev. 2.00 Mar 21, 2006 page 266 of 518 REJ09B0299-0200

### 12.8.7 Switching from SCK Pins to Port Pins

When SCK pins are switched to port pins after transmission has completed, pins are enabled for port output after outputting a low pulse of half a cycle as shown in figure 12.25.






Figure 12.25 Switching from SCK Pins to Port Pins

To prevent the low pulse output that is generated when switching the SCK pins to the port pins, specify the SCK pins for input (pull up the SCK/port pins externally), and follow the procedure below with DDR = 1, DR = 1,  $C/\overline{A} = 1$ , CKE1 = 0, CKE1 = 0, and TE = 1.

- 1. End serial data transmission
- 2. TE bit = 0
- 3. CKE1 bit = 1
- 4.  $C/\overline{A}$  bit = 0 (switch to port output)
- 5. CKE1 bit = 0







# Section 13 I<sup>2</sup>C Bus Interface (IIC)

The I<sup>2</sup>C bus interface is provided as an optional function. Note the following point when using this optional function.

• Although the product type name is identical, please contact Renesas before using this optional function on an F-ZTAT version product.

This LSI has a two-channel  $I^2C$  bus interface. The  $I^2C$  bus interface conforms to and provides a subset of the Philips  $I^2C$  bus (inter-IC bus) interface functions. The register configuration that controls the  $I^2C$  bus differs partly from the Philips configuration, however.

# 13.1 Features

- Selection of addressing format or non-addressing format
  - $I^2C$  bus format: addressing format with an acknowledge bit, for master/slave operation
  - Clocked synchronous serial format: non-addressing format without an acknowledge bit, for master operation only
- Conforms to Philips I<sup>2</sup>C bus interface (I<sup>2</sup>C bus format)
- Two ways of setting slave address (I<sup>2</sup>C bus format)
- Start and stop conditions generated automatically in master mode (I<sup>2</sup>C bus format)
- Selection of the acknowledge output level in reception (I<sup>2</sup>C bus format)
- Automatic loading of an acknowledge bit in transmission (I<sup>2</sup>C bus format)
- Wait function in master mode (I<sup>2</sup>C bus format)
  - A wait can be inserted by driving the SCL pin low after data transfer, excluding acknowledgement.
  - The wait can be cleared by clearing the interrupt flag.
- Wait function (I<sup>2</sup>C bus format)
  - A wait request can be generated by driving the SCL pin low after data transfer.
  - The wait request is cleared when the next transfer becomes possible.
- Interrupt sources
  - Data transfer end (including when a transition to transmit mode with I<sup>2</sup>C bus format occurs, when ICDR data is transferred, or during a wait state)
  - Address match: When any slave address matches or the general call address is received in slave receive mode with I<sup>2</sup>C bus format (including address reception after loss of master arbitration)
  - Start condition detection (in master mode)

- Stop condition detection (in slave mode)
- Selection of 16 internal clocks (in master mode)
- Direct bus drive (SCL/SDA pin)
  - Four pins—P52/SCL0, P97/SDA0, P86/SCL1, and P42/SDA1 —(normally NMOS pushpull outputs) function as NMOS open-drain outputs when the bus drive function is selected.



Figure 13.1 shows a block diagram of the  $I^2C$  bus interface. Figure 13.2 shows an example of I/O pin connections to external circuits. Since  $I^2C$  bus interface I/O pins are different in structure from normal port pins, they have different specifications for permissible applied voltages. For details, see section 21, Electrical Characteristics.




Figure 13.1 Block Diagram of I<sup>2</sup>C Bus Interface

Section 13 I<sup>2</sup>C Bus Interface (IIC)




Figure 13.2 I<sup>2</sup>C Bus Interface Connections (Example: This LSI as Master)

### 13.2 Input/Output Pins

Table 13.1 summarizes the input/output pins used by the I<sup>2</sup>C bus interface.

Table 15.1 Pin Configuration	Table 13.1	Pin Configuration
------------------------------	------------	-------------------

Channel	Symbol*	Input/Output	Function
0	SCL0	Input/Output	Serial clock input/output pin of IIC_0
	SDA0	Input/Output	Serial data input/output pin of IIC_0
1	SCL1	Input/Output	Serial clock input/output pin of IIC_1
	SDA1	Input/Output	Serial data input/output pin of IIC_1

Note: \* In the text, the channel subscript is omitted, and only SCL and SDA are used.

# **13.3** Register Descriptions

The I<sup>2</sup>C bus interface has the following registers. Registers ICDR and SARX and registers ICMR and SAR are allocated to the same addresses. Accessible registers differ depending on the ICE bit in ICCR. When the ICE bit is cleared to 0, SAR and SARX can be accessed, and when the ICE bit is set to 1, ICMR and ICDR can be accessed. For details on the serial timer control register, refer to section 3.2.3, Serial Timer Control Register (STCR).

- I<sup>2</sup>C bus control register (ICCR)
- I<sup>2</sup>C bus status register (ICSR)
- I<sup>2</sup>C bus data register (ICDR)
- I<sup>2</sup>C bus mode register (ICMR)
- Slave address register (SAR)
- Second slave address register (SARX)
- I<sup>2</sup>C bus extended control register (ICXR)
- DDC switch register (DDCSWR)

### 13.3.1 I<sup>2</sup>C Bus Data Register (ICDR)

ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmitting and a receive data register when receiving. ICDR is internally divided into a shift register (ICDRS), receive buffer (ICDRR), and transmit buffer (ICDRT). Data transfers among these three registers are performed automatically in accordance with changes in the bus state, and they affect the status of internal flags such as ICDRE and ICDRF.

In master transmit mode with the  $I^2C$  bus format, writing transmit data to ICDR should be performed after start condition detection. When the start condition is detected, previous write data is ignored. In slave transmit mode, writing should be performed after the slave addresses match and the TRS bit is automatically changed to 1.

If the IIC is in transmit mode (TRS = 1) and ICDRT has the next transmit data (the ICDRE flag is 0) after successful transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRT to ICDRS.

If the IIC is in transmit mode (TRS = 1) and ICDRT has the next data (the ICDRE flag is 0), data is transferred automatically from ICDRT to ICDRS, following transmission of one frame of data using ICDRS. When the ICDRE flag is 1 and the next transmit data writing is waited, data is transferred automatically from ICDRT to ICDRS by writing to ICDR. If I<sup>2</sup>C is in receive mode (TRS = 0), no data is transferred from ICDRT to ICDRS. Note that data should not be written to ICDR in receive mode.

Reading receive data from ICDR is performed after data is transferred from ICDRS to ICDRR.

If I<sup>2</sup>C is in receive mode and no previous data remains in ICDRR (the ICDRF flag is 0), data is transferred automatically from ICDRS to ICDRR, following reception of one frame of data using ICDRS. If additional data is received while the ICDRF flag is 1, data is transferred automatically from ICDRS to ICDRR by reading from ICDR. In transmit mode, no data is transferred from ICDRS to ICDRR. Always set I<sup>2</sup>C to receive mode before reading from ICDR.

If the number of bits in a frame, excluding the acknowledge bit, is less than eight, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0 in ICMR, and toward the LSB side when MLS = 1. Receive data bits should be read from the LSB side when MLS = 0, and from the MSB side when MLS = 1.

ICDR can be written to and read from only when the ICE bit is set to 1 in ICCR. The initial value of ICDR is undefined.

### 13.3.2 Slave Address Register (SAR)

SAR sets the slave address and selects the communication format. If the LSI is in slave mode with the I<sup>2</sup>C bus format selected, when the FS bit is set to 0 and the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the LSI operates as the slave device specified by the master device. SAR can be accessed only when the ICE bit in ICCR is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SVA6	0	R/W	Slave Address 6 to 0
6	SVA5	0	R/W	Set a slave address.
5	SVA4	0	R/W	
4	SVA3	0	R/W	
3	SVA2	0	R/W	
2	SVA1	0	R/W	
1	SVA0	0	R/W	
0	FS	0	R/W	Format Select
				Selects the communication format together with the FSX bit in SARX. Refer to table 13.2.
				This bit should be set to 0 when general call address recognition is performed.

### 13.3.3 Second Slave Address Register (SARX)

SARX sets the second slave address and selects the communication format. If the LSI is in slave mode with the I<sup>2</sup>C bus format selected, when the FSX bit is set to 0 and the upper 7 bits of SARX match the upper 7 bits of the first frame received after a start condition, the LSI operates as the slave device specified by the master device. SARX can be accessed only when the ICE bit in ICCR is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SVAX6	0	R/W	Second Slave Address 6 to 0
6	SVAX5	0	R/W	Set the second slave address.
5	SVAX4	0	R/W	
4	SVAX3	0	R/W	
3	SVAX2	0	R/W	
2	SVAX1	0	R/W	
1	SVAX0	0	R/W	
0	FSX	1	R/W	Format Select X
				Selects the communication format together with the FS bit in SAR. Refer to table 13.2.

### Table 13.2 Communication Format

SAR	SARX	
FS	FSX	Operating Mode
0	0	I <sup>2</sup> C bus format
		SAR and SARX slave addresses recognized
		General call address recognized
	1	I <sup>2</sup> C bus format
		SAR slave address recognized
		SARX slave address ignored
		General call address recognized
1	0	I <sup>2</sup> C bus format
		SAR slave address ignored
		SARX slave address recognized
		General call address ignored
	1	Clocked synchronous serial format
		SAR and SARX slave addresses ignored
		General call address ignored

- I<sup>2</sup>C bus format: addressing format with an acknowledge bit
- Clocked synchronous serial format: non-addressing format without an acknowledge bit, for master mode only



### 13.3.4 I<sup>2</sup>C Bus Mode Register (ICMR)

ICMR sets the communication format and transfer rate. It can only be accessed when the ICE bit in ICCR is set to 1.

Bit	Bit Name	Initial Value	R/W	Description		
7	MLS	0	R/W	MSB-First/LSB-First Select		
				0: MSB-first		
				1: LSB-first		
				Set this bit to 0 when the I <sup>2</sup> C bus format is used.		
6	WAIT	0	R/W	Wait Insertion Bit		
				This bit is valid only in master mode with the I <sup>2</sup> C bus format.		
				<ol> <li>Data and the acknowledge bit are transferred consecutively with no wait inserted.</li> </ol>		
				1: After the fall of the clock for the final data bit ( $8^{th}$ clock), the IRIC flag is set to 1 in ICCR, and a wait state begins (with SCL at the low level). When the IRIC flag is cleared to 0 in ICCR, the wait ends and the acknowledge bit is transferred.		
				For details, refer to section 13.4.7, IRIC Setting Timing and SCL Control.		
5	CKS2	0	R/W	Transfer Clock Select 2 to 0		
4	CKS1	0	R/W	These bits are used only in master mode.		
3	CKS0	0	R/W	These bits select the required transfer rate, together with the IICX1 (IIC_1) and IICX0 (IIC_0) bits in STCR. Refer to table 13.3.		

### Section 13 I<sup>2</sup>C Bus Interface (IIC)

Bit	Bit Name	Initial Value	R/W	Description	
2	BC2	0	R/W	Bit Counter 2 to 0	0
1	BC1	0	R/W	These bits specif	fy the number of bits to be transferred next.
0	BC0	0	R/W	Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL line is low.	
					s initialized to 000 when a start condition is lue returns to 000 at the end of a data
				I <sup>2</sup> C Bus Format	Clocked Synchronous Serial Mode
				000: 9 bits	000: 8 bits
				001: 2 bits	001: 1 bits
				010: 3 bits	010: 2 bits
				011: 4 bits	011: 3 bits
				100: 5 bits	100: 4 bits
				101: 6 bits	101: 5 bits
				110: 7 bits	110: 6 bits
				111: 8 bits	111: 7 bits



STCR	ICMR							
Bits 5 and 6	Bit 5	Bit 4	Bit 3		Transfer Ra	ate		
IICX	CKS2	CKS1	CKS0	Clock	φ = 5 MHz	φ = 8 MHz	φ = 10 MHz	
0	0	0	0	ф/28	179 kHz	286 kHz	357 kHz	
0	0	0	1	ф/40	125 kHz	200 kHz	250 kHz	
0	0	1	0	ф/48	104 kHz	167 kHz	208 kHz	
0	0	1	1	ф/64	78.1 kHz	125 kHz	156 kHz	
0	1	0	0	ф/80	62.5 kHz	100 kHz	125 kHz	
0	1	0	1	φ/100	50.0 kHz	80.0 kHz	100 kHz	
0	1	1	0	ф/112	44.6 kHz	71.4 kHz	89.3 kHz	
0	1	1	1	ф/128	39.1 kHz	62.5 kHz	78.1 kHz	
1	0	0	0	ф/56	89.3 kHz	143 kHz	179 kHz	
1	0	0	1	φ/80	62.5 kHz	100 kHz	125 kHz	
1	0	1	0	ф/96	52.1 kHz	83.3 kHz	104 kHz	
1	0	1	1	ф/128	39.1 kHz	62.5 kHz	78.1 kHz	
1	1	0	0	ф <b>/16</b> 0	31.3 kHz	50.0 kHz	62.5 kHz	
1	1	0	1	ф/200	25.0 kHz	40.0 kHz	50.0 kHz	
1	1	1	0	ф/224	22.3 kHz	35.7 kHz	44.6 kHz	
1	1	1	1	ф/256	19.5 kHz	31.3 kHz	39.1 kHz	

 Table 13.3
 I<sup>2</sup>C Transfer Rate

### 13.3.5 I<sup>2</sup>C Bus Control Register (ICCR)

ICCR controls the I<sup>2</sup>C bus interface and performs interrupt flag confirmation.

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I <sup>2</sup> C Bus Interface Enable
				0: I <sup>2</sup> C bus interface modules are stopped and I <sup>2</sup> C bus interface module internal state is initialized. SAR and SARX can be accessed.
				1: I <sup>2</sup> C bus interface modules can perform transfer operation, and the ports function as the SCL and SDA input/output pins. ICMR and ICDR can be accessed.
6	IEIC	0	R/W	I <sup>2</sup> C Bus Interface Interrupt Enable
				0: Disables interrupts from the $I^2C$ bus interface to the CPU
				1: Enables interrupts from the I <sup>2</sup> C bus interface to the CPU.
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
				Both these bits will be cleared by hardware when they lose in a bus contention in master mode with the $l^2C$ bus format. In slave receive mode with $l^2C$ bus format, the $R/\overline{W}$ bit in the first frame immediately after the start condition sets these bits in receive mode or transmit mode automatically by hardware.
				Modification of the TRS bit during transfer is deferred until transfer is completed, and the changeover is made after completion of the transfer.



Bit	Bit Name	Initial Value	R/W	Description
5	MST	0	R/W	[MST clearing conditions]
4	TRS	0		1. When 0 is written by software
				2. When lost in bus contention in $I^2C$ bus format master
				mode
				[MST setting conditions]
				<ol> <li>When 1 is written by software (for MST clearing condition 1)</li> </ol>
				<ol> <li>When 1 is written in MST after reading MST = 0 (for MST clearing condition 2)</li> </ol>
				[TRS clearing conditions]
				<ol> <li>When 0 is written by software (except for TRS setting condition 3)</li> </ol>
				<ol> <li>When 0 is written in TRS after reading TRS = 1 (for TRS setting condition 3)</li> </ol>
				<ol> <li>When lost in bus contention in I<sup>2</sup>C bus format master mode</li> </ol>
				[TRS setting conditions]
				<ol> <li>When 1 is written by software (except for TRS clearing condition 3)</li> </ol>
				<ol> <li>When 1 is written in TRS after reading TRS = 0 (for TRS clearing condition 3)</li> </ol>
				<ol> <li>When 1 is received as the R/W bit after the first frame address matching in I<sup>2</sup>C bus format slave mode</li> </ol>
3	ACKE	0	R/W	Acknowledge Bit Decision and Selection
				0: The value of the acknowledge bit is ignored, and continuous transfer is performed. The value of the received acknowledge bit is not indicated by the ACKB bit in ICSR, which is always 0.
				1: If the received acknowledge bit is 1, continuous transfer is halted.
				Depending on the receiving device, the acknowledge bit may be significant, in indicating completion of processing of the received data, for instance, or may be fixed at 1 and have no significance.

Bit	Bit Name	Initial Value	R/W	Description		
2	BBSY	0	R/W	Bus Busy		
0	SCP	1	W	Start Condition/Stop Condition Prohibit		
				In master mode:		
				<ul> <li>Writing 0 in BBSY and 0 in SCP: A stop condition is issued</li> </ul>		
				• Writing 1 in BBSY and 0 in SCP: A start condition and a restart condition are issued		
				In slave mode:		
				• Writing to the BBSY flag is disabled.		
				[BBSY setting condition]		
				When the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued.		
				[BBSY clearing condition]		
				When the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued.		
				To issue a start/stop condition, use the MOV instruction.		
				The I <sup>2</sup> C bus interface must be set in master transmit mode before the issue of a start condition. Set MST to 1 and TRS to 1 before writing 1 in BBSY and 0 in SCP.		
				The BBSY flag can be read to check whether the $I^2C$ bus (SCL, SDA) is busy or free.		
				The SCP bit is always read as 1. If 0 is written, the data is not stored.		



Bit	Bit Name	Initianl Value R/	w	Description					
1	IRIC	0 R/	(W)*	I <sup>2</sup> C Bus Interface Interrupt Request Flag					
				Indicates that the I <sup>2</sup> C bus interface has issued an interrupt request to the CPU.					
				IRIC is set at different times depending on the FS bit in SAR, the FSX bit in SARX, and the WAIT bit in ICMR. See section 13.4.7, IRIC Setting Timing and SCL Control. The conditions under which IRIC is set also differ depending on the setting of the ACKE bit in ICCR.					
				[Setting conditions]					
				I <sup>2</sup> C bus format master mode:					
				• When a start condition is detected in the bus line state after a start condition is issued (when the ICDRE flag is set to 1 because of first frame transmission)					
				<ul> <li>When a wait is inserted between the data and acknowledge bit when the WAIT bit is 1 (fall of the 8th transmit/receive clock)</li> </ul>					
				<ul> <li>At the end of data transfer (rise of the 9th transmit/receive clock while no wait is inserted)</li> </ul>					
				• When a slave address is received after bus arbitration is lost (the first frame after the start condition)					
				• If 1 is received as the acknowledge bit (when the ACKB bit in ICSR is set to 1) when the ACKE bit is 1					
				When the AL flag is set to 1 after bus arbitration is lost while the ALIE bit is 1					
				I <sup>2</sup> C bus format slave mode:					
				• When the slave address (SVA or SVAX) matches (when the AAS or AASX flag in ICSR is set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (rise of the 9th transmit/receive clock)					
				<ul> <li>When the general call address is detected (when 0 is received as the R/W bit and the ADZ flag in ICSR is set to 1) and at the end of data reception up to the subsequent retransmission start condition or stop condition detection (rise of the 9th receive clock)</li> </ul>					
				• If 1 is received as the acknowledge bit (when the ACKB bit in ICSR is set to 1) while the ACKE bit is 1					
				• When a stop condition is detected (when the STOP or ESTP flag in ICSR is set to 1) while the STOPIM bit is 0					

Bit	Bit Name	Initial Value	R/W	Description
1	IRIC	0	R/(W)*	Clocked synchronous serial format mode:
				<ul> <li>At the end of data transfer (rise of the 8th transmit/receive)</li> </ul>
				When a start condition is detected
				When the ICDRE or ICDRF flag is set to 1 in any operating mode:
				<ul> <li>When a start condition is detected in transmit mode (when a start condition is detected in transmit mode and the ICDRE flag is set to 1)</li> </ul>
				• When data is transferred among the ICDR register and buffer (when data is transferred from ICDRT to ICDRS in transmit mode and the ICDRE flag is set to 1, or when data is transferred from ICDRS to ICDRR in receive mode and the ICDRF flag is set to 1)
				[Clearing condition]
				When 0 is written in IRIC after reading IRIC = 1

Note: \* Only 0 can be written, to clear the flag.

When, with the  $I^2C$  bus format selected, IRIC is set to 1 and an interrupt is generated, other flags must be checked in order to identify the source that set IRIC to 1. Although each source has a corresponding flag, caution is needed at the end of a transfer.

When the ICDRE or ICDRF flag is set, the IRTR flag may or may not be set. The IRTR flag is not set at the end of a data transfer up to detection of a retransmission start condition or stop condition after a slave address (SVA) or general call address match in  $I^2C$  bus format slave mode.

Tables 13.4 and 13.5 show the relationship between the flags and the transfer states.



мст	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	АСКВ	ICDRF	ICDRE	State
1	1	0	0	0	0	0↓	0	0↓	0↓	0	—	0	Idle state (flag clearing required)
1	1	1↑	0	0	1↑	0	0	0	0	0	—	1↑	Start condition detected
1	_	1	0	0	_	0	0	0	0	_	_	_	Wait state
1	1	1	0	0	_	0	0	0	0	1↑	_	_	Transmission end (ACKE = 1 and ACKB = 1)
1	1	1	0	0	1↑	0	0	0	0	0	_	1↑	Transmission end with ICDRE = 0
1	1	1	0	0	_	0	0	0	0	0	_	0↓	ICDR write with the above state
1	1	1	0	0	_	0	0	0	0	0	_	1	Transmission end with ICDRE = 1
1	1	1	0	0	_	0	0	0	0	0	_	0↓	ICDR write with the above state or after start condition detected
1	1	1	0	0	1↑	0	0	0	0	0	_	1↑	Automatic data transfer from ICDRT to ICDRS with the above state
1	0	1	0	0	1↑	0	0	0	0	_	1↑	_	Reception end with ICDRF = 0
1	0	1	0	0	_	0	0	0	0	_	0↓	—	ICDR read with the above state
1	0	1	0	0	_	0	0	0	0	_	1	_	Reception end with ICDRF = 1
1	0	1	0	0	_	0	0	0	0	—	0↓	—	ICDR read with the above state
1	0	1	0	0	1↑	0	0	0	0	_	1↑	_	Automatic data transfer from ICDRS to ICDRR with the above state
0↓	0↓	1	0	0	_	0	1↑	0	0	_	_	_	Arbitration lost
1	_	0↓	0	0	_	0	0	0	0	_	_	0↓	Stop condition detected

 Table 13.4
 Flags and Transfer States (Master Mode)

Legend:

0: 0-state retained

1: 1-state retained

-: Previous state retained

 $0\downarrow$ : Cleared to 0

11: Set to 1

### Section 13 I<sup>2</sup>C Bus Interface (IIC)

### Table 13.5 Flags and Transfer States (Slave Mode)

#### MST TRS BBSY ESTP STOP IRTR AASX AL AAS ADZ ACKB ICDRF ICDRE State

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	ICDRF	ICDRE	State
0	0	0	0	0	0	0	0	0	0	0	_	0	Idle state (flag clearing required)
0	0	1↑	0	0	0	0↓	0	0	0	0	_	1↑	Start condition detected
0	11/0*1	1	0	0	0	0	_	1↑	0	0	1↑	1	SAR match in first frame (SARX ≠ SAR)
0	0	1	0	0	0	0	-	1↑	1↑	0	1↑	1	General call address match in first frame (SARX $\neq$ H'00)
0	1 <sup>1</sup> /0 <sup>*1</sup>	1	0	0	1↑	1↑	_	0	0	0	1↑	1	SARS match in first frame (SAR ≠ SARX)
0	1	1	0	0	_	—	—	_	0	1↑	_	—	Transmission end (ACKE = 1 and ACKB = 1)
0	1	1	0	0	11/0*1	_	-	_	0	0	_	1↑	Transmission end with ICDRE = 0
0	1	1	0	0	_	_	0↓	0↓	0	0	_	0↓	ICDR write with the above state
0	1	1	0	0	_	_	-	_	0	0	_	1	Transmission end with ICDRE = 1
0	1	1	0	0	_	_	0↓	0↓	0	0	_	0↓	ICDR write with the above state
0	1	1	0	0	11/0*2	_	0	0	0	0	_	1↑	Automatic data transfer from ICDRT to ICDRS with the above state
0	0	1	0	0	11/0*2	_	_	_	_	_	1↑	_	Reception end with ICDRF = 0
0	0	1	0	0	—	—	0↓	0↓	o↓	_	0↓	—	ICDR read with the above state
0	0	1	0	0	_	_	_	_	_	-	1	_	Reception end with ICDRF = 1
0	0	1	0	0	_	_	0↓	0↓	0↓	_	0↓	_	ICDR read with the above state
0	0	1	0	0	11/0*2	_	0	0	0	_	1↑	_	Automatic data transfer from ICDRS to ICDRR with the above state
0	_	0↓	11/0*3	0/1 <sup>+*3</sup>	_	_	_	_	_	_	_	0↓	Stop condition detected

Legend:

0: 0-state retained

1: 1-state retained

-: Previous state retained



- $0\downarrow$ : Cleared to 0
- 11: Set to 1
- Notes: 1. Set to 1 when 1 is received as a  $R/\overline{W}$  bit following an address.
  - 2. Set to 1 when the AASX bit is set to 1.
  - 3. When ESTP = 1, STOP is 0, or when STOP = 1, ESTP is 0.

### 13.3.6 I<sup>2</sup>C Bus Status Register (ICSR)

ICSR consists of status flags. Also see tables 13.4 and 13.5.

Bit	Bit Name	Initial Value	R/W	Description
7	ESTP	0	R/(W)*	Error Stop Condition Detection Flag
				This bit is valid in I <sup>2</sup> C bus format slave mode.
				[Setting condition]
				When a stop condition is detected during frame transfer.
				[Clearing conditions]
				• When 0 is written in ESTP after reading ESTP = 1
				• When the IRIC flag in ICCR is cleared to 0
6	STOP	0	R/(W)*	Normal Stop Condition Detection Flag
				This bit is valid in I <sup>2</sup> C bus format slave mode.
				[Setting condition]
				When a stop condition is detected after frame transfer completion.
				[Clearing conditions]
				• When 0 is written in STOP after reading STOP = 1
				• When the IRIC flag is cleared to 0
5	IRTR	0	R/(W)*	I <sup>2</sup> C Bus Interface Continuous Transfer Interrupt Request Flag
				Indicates that the $l^2C$ bus interface has issued an interrupt request to the CPU, and the source is completion of reception/transmission of one frame in continuous transmission/reception. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time.
				[Setting conditions]
				I <sup>2</sup> C bus format slave mode:
				<ul> <li>When the ICDRE or ICDRF flag in ICDR is set to 1 when AASX = 1</li> </ul>
				Master mode or clocked synchronous serial format mode with I <sup>2</sup> C bus format:
				When the ICDRE or ICDRF flag is set to 1
				[Clearing conditions]
				• When 0 is written after reading IRTR = 1
				When the IRIC flag is cleared to 0 while ICE is 1

Bit	Bit Name	Initial Value	R/W	Description
4	AASX	0	R/(W)*	Second Slave Address Recognition Flag
				In I <sup>2</sup> C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVAX6 to SVAX0 in SARX.
				[Setting condition]
				When the second slave address is detected in slave receive mode and FSX = 0 in SARX
				[Clearing conditions]
				• When 0 is written in AASX after reading AASX = 1
				When a start condition is detected
				In master mode
3	AL	0	R/(W)*	Arbitration Lost Flag
				Indicates that arbitration was lost in master mode.
				[Setting conditions]
				When ALSL = 0
				• If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				• If the internal SCL line is high at the fall of SCL in master transmit mode
				When ALSL = 1
				• If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				<ul> <li>If the SDA pin is driven low by another device before the l<sup>2</sup>C bus interface drives the SDA pin low, after the start condition instruction was executed in master transmit mode</li> </ul>
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read from (receive mode)
				• When 0 is written in AL after reading AL = 1

#### Section 13 I<sup>2</sup>C Bus Interface (IIC)

Bit	Bit Name	Initial Value	R/W	Description
2	AAS	0	R/(W)*	Slave Address Recognition Flag
				In I <sup>2</sup> C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.
				[Setting condition]
				When the slave address or general call address (one frame including a R/ $\overline{W}$ bit is H'00) is detected in slave receive mode and FS = 0 in SAR
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read from (receive mode)
				• When 0 is written in AAS after reading AAS = 1
				In master mode
1	ADZ	0	R/(W)*	General Call Address Recognition Flag
				In I <sup>2</sup> C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition is the general call address (H'00).
				[Setting condition]
				When the general call address (one frame including a R/ $\overline{W}$ bit is H'00) is detected in slave receive mode and FS = 0 or FSX = 0
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read from (receive mode)
				• When 0 is written in ADZ after reading ADZ = 1
				In master mode
				If a general call address is detected while FS = 1 and FSX = 0, the ADZ flag is set to 1; however, the general call address is not recognized (AAS flag is not set to 1).

Bit	Bit Name	Initial Value	R/W	Description
0	ACKB	0	R/W	Acknowledge Bit
				Stores acknowledge data.
				Transmit mode:
				[Setting condition]
				When 1 is received as the acknowledge bit when ACKE = 1 in transmit mode
				[Clearing conditions]
				<ul> <li>When 0 is received as the acknowledge bit when ACKE</li> <li>= 1 in transmit mode</li> </ul>
				• When 0 is written to the ACKE bit
				Receive mode:
				0: Returns 0 as acknowledge data after data reception
				1: Returns 1 as acknowledge data after data reception
				When this bit is read, the value loaded from the bus line (returned by the receiving device) is read in transmission (when TRS = 1). In reception (when TRS = 0), the value set by internal software is read.
				When this bit is written, acknowledge data that is returned after receiving is rewritten regardless of the TRS value. If the ICSR register bit is written using bit-manipulation instructions, the acknowledge data should be re-set since the acknowledge data setting is rewritten by the ACKB bit reading value.
				Write the ACKE bit to 0 to clear the ACKB flag to 0, before transmission is ended and a stop condition is issued in master mode, or before transmission is ended and SDA is released to issue a stop condition by a master device.

Note: \* Only 0 can be written to clear the flag.

#### 13.3.7 DDC Switch Register (DDCSWR)

DDCSWR controls IIC internal latch clearance.

Bit	Bit Name	Initial Value	R/W	Description
7 to	_	All 0	R/W	Reserved
5				The initial value should not be changed.
4	_	0	R	Reserved
3	CLR3	1	$W^*$	IIC Clear 3 to 0
2	CLR2	1	$W^*$	Controls initialization of the internal state of IIC_0 and
1	CLR1	1	$W^*$	IIC_1.
0	CLR0	1	$W^*$	00: Setting prohibited
				0100: Setting prohibited
				0101: IIC_0 internal latch cleared
				0110: IIC_1 internal latch cleared
				0111: IIC_0 and IIC_1 internal latches cleared
				1: Invalid setting
				When a write operation is performed on these bits, a clear signal is generated for the internal latch circuit of the corresponding module, and the internal state of the IIC module is initialized.
				These bits can only be written to; they are always read as 1. Write data to this bit is not retained.
				To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR.
<u></u>		is always read		When clearing is required again, all the bits must be written to in accordance with the setting.

Note: \* This bit is always read as 1.

### 13.3.8 I<sup>2</sup>C Bus Extended Control Register (ICXR)

ICXR enables or disables the I<sup>2</sup>C bus interface interrupt generation and continuous receive operation, and indicates the status of receive/transmit operations.

Bit	Bit Name	Initial Value	R/W	Description
7	STOPIM	0	R/W	Stop Condition Interrupt Source Mask
				Enables or disables the interrupt generation when the stop condition is detected in slave mode.
				0: Enables IRIC flag setting and interrupt generation when the stop condition is detected (STOP = 1 or ESTP = 1) in slave mode.
				1: Disables IRIC flag setting and interrupt generation when the stop condition is detected.
6	HNDS	0	R/W	Handshake Receive Operation Select
				Enables or disables continuous receive operation in receive mode.
				0: Enables continuous receive operation
				1: Disables continuous receive operation
				When the HNDS bit is cleared to 0, receive operation is performed continuously after data has been received successfully while ICDRF flag is 0.
				When the HNDS bit is set to 1, SCL is fixed to the low level and the next data transfer is disabled after data has been received successfully while the ICDRF flag is 0. The bus line is released and next receive operation is enabled by reading the receive data in ICDR.

Rev. 2.00 Mar 21, 2006 page 293 of 518 REJ09B0299-0200

Bit	Bit Name	Initial Value	R/W	Description
5	ICDRF	0	R	Receive Data Read Request Flag
				Indicates the ICDR (ICDRR) status in receive mode.
				<ol> <li>Indicates that the data has been already read from ICDR (ICDRR) or ICDR is initialized.</li> </ol>
				1: Indicates that data has been received successfully and transferred from ICDRS to ICDRR, and the data is ready to be read out.
				[Setting conditions]
				<ul> <li>When data is received successfully and transferred from ICDRS to ICDRR.</li> </ul>
				<ol> <li>When data is received successfully while ICDRF = 0 (at the rise of the 9th clock pulse).</li> </ol>
				(2) When ICDR is read successfully in receive mode after data was received while ICDRF = 1.
				[Clearing conditions]
				• When ICDR (ICDRR) is read.
				• When 0 is written to the ICE bit.
				<ul> <li>When the IIC is internally initialized using the CLR3 to CLR0 bits in DDCSWR.</li> </ul>
				When ICDRF is set due to the condition (2) above, ICDRF is temporarily cleared to 0 when ICDR (ICDRR) is read; however, since data is transferred from ICDRS to ICDRR immediately, ICDRF is set to 1 again.
				Note that ICDR cannot be read successfully in transmit mode (TRS = 1) because data is not transferred from ICDRS to ICDRR. Be sure to read data from ICDR in receive mode (TRS = 0).



Bit	Bit Name	Initial Value	R/W	Description
4	ICDRE	0	R	Transmit Data Write Request Flag
				Indicates the ICDR (ICDRT) status in transmit mode.
				0: Indicates that the data has been already written to ICDR (ICDRT) or ICDR is initialized.
				1: Indicates that data has been transferred from ICDRT to ICDRS and is being transmitted, or the start condition has been detected or transmission has been complete, thus allowing the next data to be written to.
				[Setting conditions]
				<ul> <li>When the start condition is detected from the bus line state with I<sup>2</sup>C bus format or serial format.</li> </ul>
				When data is transferred from ICDRT to ICDRS.
				<ul><li>(1) When data transmission completed while ICDRE =</li><li>0 (at the rise of the 9th clock pulse).</li></ul>
				(2) When data is written to ICDR in transmit mode after data transmission was completed while ICDRE = 1.
				[Clearing conditions]
				• When data is written to ICDR (ICDRT).
				• When the stop condition is detected with I <sup>2</sup> C bus format or serial format.
				• When 0 is written to the ICE bit.
				<ul> <li>When the IIC is internally initialized using the CLR3 to CLR0 bits in DDCSWR.</li> </ul>
				Note that if the ACKE bit is set to 1 with I <sup>2</sup> C bus format thus enabling acknowledge bit decision, ICDRE is not set when data transmission is completed while the acknowledge bit is 1.
				When ICDRE is set due to the condition (2) above, ICDRE is temporarily cleared to 0 when data is written to ICDR (ICDRT); however, since data is transferred from ICDRT to ICDRS immediately, ICDRE is set to 1 again. Do not write data to ICDR when TRS = 0 because the ICDRE flag value is invalid during the time.

Section 13	I <sup>2</sup> C Bus Interface (IIC)	
------------	--------------------------------------	--

Bit	Bit Name	Initial Value	R/W	Description
3	ALIE	0	R/W	Arbitration Lost Interrupt Enable
				Enables or disables IRIC flag setting and interrupt generation when arbitration is lost.
				0: Disables interrupt request when arbitration is lost.
				1: Enables interrupt request when arbitration is lost.
2	ALSL	0	R/W	Arbitration Lost Condition Select
				Selects the condition under which arbitration is lost.
				0: When the SDA pin state disagrees with the data that IIC bus interface outputs at the rise of SCL, or when the SCL pin is driven low by another device.
				1: When the SDA pin state disagrees with the data that IIC bus interface outputs at the rise of SCL, or when the SDA line is driven low by another device in idle state or after the start condition instruction was executed.
1	FNC1	0	R/W	Function Bit 1, 0
0	FNC0	0	R/W	Cancels some restrictions on usage. For details, refer to section 13.6, Usage Notes.
				00: Restrictions on operation remaining in effect
				01: Setting prohibited
				10: Setting prohibited
				11: Restrictions on operation canceled



### 13.4 Operation

The  $I^2C$  bus interface has an  $I^2C$  bus format and a serial format.

#### **13.4.1** I<sup>2</sup>C Bus Data Format

The  $I^2C$  bus format is an addressing format with an acknowledge bit. This is shown in figure 13.3. The first frame following a start condition always consists of 9 bits.

The serial format is a non-addressing format with no acknowledge bit. This is shown in figure 13.4.

Figure 13.5 shows the  $I^2C$  bus timing.

The symbols used in figures 13.3 to 13.5 are explained in table 13.6.




Figure 13.3 I<sup>2</sup>C Bus Data Format (I<sup>2</sup>C Bus Format)




Figure 13.4 I<sup>2</sup>C Bus Data Format (Serial Format)

## Renesas




Figure 13.5 I<sup>2</sup>C Bus Timing

### Table 13.6 I<sup>2</sup>C Bus Data Format Symbols

#### Legend

-	
S	Start condition. The master device drives SDA from high to low while SCL is high
SLA	Slave address. The master device selects the slave device.
R/W	Indicates the direction of data transfer: from the slave device to the master device when $R/W$ is 1, or from the master device to the slave device when $R/W$ is 0
A	Acknowledge. The receiving device drives SDA low to acknowledge a transfer. (The slave device returns acknowledge in master transmit mode, and the master device returns acknowledge in master receive mode.)
DATA	Transferred data. The bit length of transferred data is set with the BC2 to BC0 bits in ICMR. The MSB first or LSB first is switched with the MLS bit in ICMR.
Р	Stop condition. The master device drives SDA from low to high while SCL is high



#### 13.4.2 Initialization

Initialize the IIC by the procedure shown in figure 13.6 before starting transmission/reception of data.




Figure 13.6 Sample Flowchart for IIC Initialization

Note: Be sure to modify the ICMR register after transmit/receive operation has been completed. If the ICMR register is modified during transmit/receive operation, bit counter BC2 to BC0 will be modified erroneously, thus causing incorrect operation.

#### 13.4.3 Master Transmit Operation

In I<sup>2</sup>C bus format master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

Figure 13.7 shows the sample flowchart for the operations in master transmit mode.

### Renesas




Figure 13.7 Sample Flowchart for Operations in Master Transmit Mode



The transmission procedure and operations by which data is sequentially transmitted in synchronization with ICDR (ICDRT) write operations, are described below.

- 1. Initialize the IIC as described in section 13.4.2, Initialization.
- 2. Read the BBSY flag in ICCR to confirm that the bus is free.
- 3. Set bits MST and TRS to 1 in ICCR to select master transmit mode.
- 4. Write 1 to BBSY and 0 to SCP in ICCR. This changes SDA from high to low when SCL is high, and generates the start condition.
- 5. Then the IRIC and IRTR flags are set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU.
- 6. Write the data (slave address +  $R/\overline{W}$ ) to ICDR.

With the I<sup>2</sup>C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the first frame data following the start condition indicates the 7-bit slave address and transmit/receive direction ( $R/\overline{W}$ ).

To determine the end of the transfer, the IRIC flag is cleared to 0. After writing to ICDR, clear IRIC continuously so no other interrupt handling routine is executed. If the time for transmission of one frame of data has passed before the IRIC clearing, the end of transmission cannot be determined. The master device sequentially sends the transmission clock and the data written to ICDR. The selected slave device (i.e. the slave device with the matching slave address) drives SDA low at the 9th transmit clock pulse and returns an acknowledge signal.

- 7. When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- 8. Read the ACKB bit in ICSR to confirm that ACKB is cleared to 0. When the slave device has not acknowledged (ACKB bit is 1), operate step [12] to end transmission, and retry the transmit operation.
- 9. Write the transmit data to ICDR.

As indicating the end of the transfer, the IRIC flag is cleared to 0. Perform the ICDR write and the IRIC flag clearing sequentially, just as in step [6]. Transmission of the next frame is performed in synchronization with the internal clock.

- 10. When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.
- 11. Read the ACKB bit in ICSR.

Confirm that the slave device has been acknowledged (ACKB bit is 0). When there is still data to be transmitted, go to step [9] to continue the next transmission operation. When the slave device has not acknowledged (ACKB bit is set to 1), operate step [12] to end transmission.

## Renesas

#### 12. Clear the IRIC flag to 0.

Write 0 to ACKE in ICCR, to clear received ACKB contents to 0.

Write 0 to BBSY and SCP in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.




Figure 13.8 Example of Operation Timing in Master Transmit Mode (MLS = WAIT = 0)




Figure 13.9 Example of Stop Condition Issuance Operation Timing in Master Transmit Mode (MLS = WAIT = 0)


#### 13.4.4 Master Receive Operation


In I<sup>2</sup>C bus format master receive mode, the master device outputs the receive clock, receives data, and returns an acknowledge signal. The slave device transmits data.

The master device transmits data containing the slave address and  $R/\overline{W}$  (1: read) in the first frame following the start condition issuance in master transmit mode, selects the slave device, and then switches the mode for receive operation.

#### **Receive Operation Using the HNDS Function (HNDS = 1):**

Figure 13.10 shows the sample flowchart for the operations in master receive mode (HNDS = 1).





Rev. 2.00 Mar 21, 2006 page 304 of 518 REJ09B0299-0200

The reception procedure and operations using the HNDS function, by which the data reception process is provided in 1-byte units with SCL fixed low at each data reception, are described below.

- Clear the TRS bit in ICCR to 0 to switch from transmit mode to receive mode. Clear the ACKB bit in ICSR to 0 (acknowledge data setting). Set the HNDS bit in ICXR to 1. Clear the IRIC flag to 0 to determine the end of reception. Go to step [6] to halt reception operation if the first frame is the last receive data.
- 2. When ICDR is read (dummy data read), reception is started, the receive clock is output in synchronization with the internal clock, and data is received. (Data from the SDA pin is sequentially transferred to ICDRS in synchronization with the rise of the receive clock pulses.)
- 3. The master device drives SDA low to return the acknowledge data at the 9th receive clock pulse. The receive data is transferred from ICDRS to ICDRR at the rise of the 9th clock pulse, setting the ICDRF, IRIC, and IRTR flags to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.

The master device drives SCL low from the fall of the 9th receive clock pulse to the ICDR data reading.

4. Clear the IRIC flag to clear the wait state.

Go to step [6] to halt reception operation if the next frame is the last receive data.

5. Read ICDR receive data. This clears the ICDRF flag to 0. The master device outputs the receive clock continuously to receive the next data.

Data can be received continuously by repeating steps [3] to [5].

- 6. Set the ACKB bit to 1 so as to return the acknowledge data for the last reception.
- 7. Read ICDR receive data. This clears the ICDRF flag to 0. The master device outputs the receive clock to receive data.
- 8. When one frame of data has been received, the ICDRF, IRIC, and IRTR flags are set to 1 at the rise of the 9th receive clock pulse.
- 9. Clear the IRIC flag to 0.
- 10. Read ICDR receive data after setting the TRS bit. This clears the ICDRF flag to 0.
- 11. Clear the BBSY bit and SCP bit to 0 in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.

### Renesas




Figure 13.11 Example of Operation Timing in Master Receive Mode (MLS = WAIT = 0, HNDS = 1)







Figure 13.12 Example of Stop Condition Issuance Operation Timing in Master Receive Mode (MLS = WAIT = 0, HNDS = 1)


#### **Receive Operation Using the Wait Function:**

Figures 13.13 and 13.14 show the sample flowcharts for the operations in master receive mode (WAIT = 1).









The reception procedure and operations using the wait function (WAIT bit), by which data is sequentially received in synchronization with ICDR (ICDRR) read operations, are described below.

The following describes the multiple-byte reception procedure. In single-byte reception, some steps of the following procedure are omitted. At this time, follow the procedure shown in figure 13.14.

- Clear the TRS bit in ICCR to 0 to switch from transmit mode to receive mode. Clear the ACKB bit in ICSR to 0 to set the acknowledge data. Clear the HNDS bit in ICXR to 0 to cancel the handshake function. Clear the IRIC flag to 0, and then set the WAIT bit in ICMR to 1.
- 2. When ICDR is read (dummy data is read), reception is started, the receive clock is output in synchronization with the internal clock, and data is received.
- 3. The IRIC flag is set to 1 in either of the following cases. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU.
  - At the fall of the 8th receive clock pulse for one frame SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag clearing.
  - At the rise of the 9th receive clock pulse for one frame

The IRTR and ICDRF flags are set to 1, indicating that one frame of data has been received. The master device outputs the receive clock continuously to receive the next data.

4. Read the IRTR flag in ICSR.

If the IRTR flag is 0, execute step [6] to clear the IRIC flag to 0 to release the wait state.

If the IRTR flag is 1 and the next data is the last receive data, execute step [7] to halt reception.

- 5. If IRTR flag is 1, read ICDR receive data.
- 6. Clear the IRIC flag. When the flag is set as the first case in step [3], the master device outputs the 9th clock and drives SDA low at the 9th receive clock pulse to return an acknowledge signal.

Data can be received continuously by repeating steps [3] to [6].

- 7. Set the ACKB bit in ICSR to 1 so as to return the acknowledge data for the last reception.
- 8. After the IRIC flag is set to 1, wait for at least one clock pulse until the rise of the first clock pulse for the next receive data.
- 9. Set the TRS bit in ICCR to 1 to switch from receive mode to transmit mode. The TRS bit value becomes valid when the rising edge of the next 9th clock pulse is input.
- 10. Read the ICDR receive data.
- 11. Clear the IRIC flag to 0.

## Renesas

- 12. The IRIC flag is set to 1 in either of the following cases.
  - At the fall of the 8th receive clock pulse for one frame

SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag is cleared.

- At the rise of the 9th receive clock pulse for one frame

The IRTR and ICDRF flags are set to 1, indicating that one frame of data has been received. The master device outputs the receive clock continuously to receive the next data.

13. Read the IRTR flag in ICSR.

If the IRTR flag is 0, execute step [14] to clear the IRIC flag to 0 to release the wait state. If the IRTR flag is 1 and data reception is complete, execute step [15] to issue the stop condition.

14. If IRTR flag is 0, clear the IRIC flag to 0 to release the wait state.

Execute step [12] to read the IRIC flag to detect the end of reception.

15. Clear the WAIT bit in ICMR to cancel the wait mode.

Then, clear the IRIC flag. Clearing of the IRIC flag should be done while WAIT = 0. (If the WAIT bit is cleared to 0 after clearing the IRIC flag and then an instruction to issue a stop condition is executed, the stop condition may not be issued correctly.)

- 16. Read the last ICDR receive data.
- 17. Clear the BBSY bit and SCP bit to 0 in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.




Figure 13.15 Example of Master Receive Mode Operation Timing (MLS = ACKB = 0, WAIT = 1)




Figure 13.16 Example of Stop Condition Issuance Timing in Master Receive Mode (MLS = ACKB = 0, WAIT = 1)

#### 13.4.5 Slave Receive Operation

In I<sup>2</sup>C bus format slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

The slave device operates as the device specified by the master device when the slave address in the first frame following the start condition that is issued by the master device matches its own address.

#### **Receive Operation Using the HNDS Function (HNDS = 1):**

Figure 13.17 shows the sample flowchart for the operations in slave receive mode (HNDS = 1).




Figure 13.17 Sample Flowchart for Operations in Slave Receive Mode (HNDS = 1)

The reception procedure and operations using the HNDS bit function, by which data reception process is provided in 1-byte unit with SCL being fixed low at every data reception, are described below.

1. Initialize the IIC as described in section 13.4.2, Initialization.

Clear the MST and TRS bits to 0 to set slave receive mode, and set the HNDS bit to 1 and the ACKB bit to 0. Clear the IRIC flag in ICCR to 0 to see the end of reception.

- 2. Confirm that the ICDRF flag is 0. If the ICDRF flag is set to 1, read the ICDR and then clear the IRIC flag to 0.
- When the start condition output by the master device is detected, the BBSY flag in ICCR is set to 1. The master device then outputs the 7-bit slave address and transmit/receive direction (R/W), in synchronization with the transmit clock pulses.
- 4. When the slave address matches in the first frame following the start condition, the device operates as the slave device specified by the master device. If the 8th data bit (R/W) is 0, the TRS bit remains cleared to 0, and slave receive operation is performed. If the 8th data bit (R/W) is 1, the TRS bit is set to 1, and slave transmit operation is performed. When the slave address does not match, receive operation is halted until the next start condition is detected.
- 5. At the 9th clock pulse of the receive frame, the slave device returns the data in the ACKB bit as an acknowledge signal.
- 6. At the rise of the 9th clock pulse, the IRIC flag is set to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.

If the AASX bit has been set to 1, IRTR flag is also set to 1.

- 7. At the rise of the 9th clock pulse, the receive data is transferred from ICDRS to ICDRR, setting the ICDRF flag to 1. The slave device drives SCL low from the fall of the 9th receive clock pulse until data is read from ICDR.
- 8. Confirm that the STOP bit is cleared to 0, and clear the IRIC flag to 0.
- 9. If the next frame is the last receive frame, set the ACKB bit to 1.
- 10. If ICDR is read, the ICDRF flag is cleared to 0, releasing the SCL bus line. This enables the master device to transfer the next data.

Receive operations can be performed continuously by repeating steps [5] to [10].

- 11. When the stop condition is detected (SDA is changed from low to high when SCL is high), the BBSY flag is cleared to 0 and the STOP bit is set to 1. If the STOPIM bit has been cleared to 0, the IRIC flag is set to 1.
- 12. Confirm that the STOP bit is set to 1, and clear the IRIC flag to 0.

## Renesas




Figure 13.18 Example of Slave Receive Mode Operation Timing (1) (MLS = 0, HNDS = 1)






Figure 13.19 Example of Slave Receive Mode Operation Timing (2) (MLS = 0, HNDS = 1)

#### **Continuous Receive Operation:**

Figure 13.20 shows the sample flowchart for the operations in slave receive mode (HNDS = 0).




Figure 13.20 Sample Flowchart for Operations in Slave Receive Mode (HNDS = 0)

Rev. 2.00 Mar 21, 2006 page 316 of 518 REJ09B0299-0200

The reception procedure and operations in slave receive are described below.

1. Initialize the IIC as described in section 13.4.2, Initialization.

Clear the MST and TRS bits to 0 to set slave receive mode, and set the HNDS and ACKB bits to 0. Clear the IRIC flag in ICCR to 0 to see the end of reception.

- 2. Confirm that the ICDRF flag is 0. If the ICDRF flag is set to 1, read the ICDR and then clear the IRIC flag to 0.
- 3. When the start condition output by the master device is detected, the BBSY flag in ICCR is set to 1. The master device then outputs the 7-bit slave address and transmit/receive direction (R/W) in synchronization with the transmit clock pulses.
- 4. When the slave address matches in the first frame following the start condition, the device operates as the slave device specified by the master device. If the 8th data bit  $(R/\overline{W})$  is 0, the TRS bit remains cleared to 0, and slave transmit operation is performed. When the slave address does not match, receive operation is halted until the next start condition is detected.
- 5. At the 9th clock pulse of the receive frame, the slave device returns the data in the ACKB bit as an acknowledge signal.
- 6. At the rise of the 9th clock pulse, the IRIC flag is set to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.If the AASX bit has been set to 1, the IRTR flag is also set to 1.


7. At the rise of the 9th clock pulse, the receive data is transferred from ICDRS to ICDRR, setting the ICDRF flag to 1.


- 8. Confirm that the STOP bit is cleared to 0 and clear the IRIC flag to 0.
- 9. If the next read data is the third last receive frame, wait for at least one frame time to set the ACKB bit. Set the ACKB bit after the rise of the 9th clock pulse of the second last receive frame.
- 10. Confirm that the ICDRF flag is set to 1 and read ICDR. This clears the ICDRF flag to 0.
- 11. At the rise of the 9th clock pulse or when the receive data is transferred from IRDRS to ICDRR due to ICDR read operation, the IRIC and ICDRF flags are set to 1.
- 12. When the stop condition is detected (SDA is changed from low to high when SCL is high), the BBSY flag is cleared to 0 and the STOP or ESTP flag is set to 1. If the STOPIM bit has been cleared to 0, the IRIC flag is set to 1. In this case, execute step [14] to read the last receive data.
- 13. Clear the IRIC flag to 0.

Receive operations can be performed continuously by repeating steps [9] to [13].

14. Confirm that the ICDRF flag is set to 1, and read ICDR.

15. Clear the IRIC flag.








Figure 13.22 Example of Slave Receive Mode Operation Timing (2) (MLS = ACKB = 0, HNDS = 0)

#### 13.4.6 Slave Transmit Operation

If the slave address matches to the address in the first frame (address reception frame) following the start condition detection when the 8th bit data  $(R/\overline{W})$  is 1 (read), the TRS bit in ICCR is automatically set to 1 and the mode changes to slave transmit mode.

Figure 13.23 shows the sample flowchart for the operations in slave transmit mode.




Figure 13.23 Sample Flowchart for Slave Transmit Mode

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. The transmission procedure and operations in slave transmit mode are described below.

- 1. Initialize slave receive mode and wait for slave address reception.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device drives SDA low at the 9th clock pulse and returns an acknowledge signal. If the 8th data bit  $(R/\overline{W})$  is 1, the TRS bit in ICCR is set to 1, and the mode changes to slave transmit mode automatically. The IRIC flag is set to 1 at the rise of the 9th clock. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU. At the same time, the ICDRE flag is set to 1. The slave device drives SCL low from the fall of the transmit clock until ICDR data is written, to disable the master device to output the next transfer clock.
- 3. After clearing the IRIC flag to 0, write data to ICDR. At this time, the ICDRE flag is cleared to 0. The written data is transferred to ICDRS, and the ICDRE and IRIC flags are set to 1 again. The slave device sequentially sends the data written into ICDRS in accordance with the clock output by the master device.

The IRIC flag is cleared to 0 to detect the end of transmission. Processing from the ICDR register writing to the IRIC flag clearing should be performed continuously. Prevent any other interrupt processing from being inserted.

- 4. The master device drives SDA low at the 9th clock pulse, and returns an acknowledge signal. As this acknowledge signal is stored in the ACKB bit in ICSR, this bit can be used to determine whether the transfer operation was performed successfully. When one frame of data has been transmitted, the IRIC flag in ICCR is set to 1 at the rise of the 9th transmit clock pulse. When the ICDRE flag is 0, the data written into ICDR is transferred to ICDRS, transmission starts, and the ICDRE and IRIC flags are set to 1 again. If the ICDRE flag has been set to 1, this slave device drives SCL low from the fall of the transmit clock until data is written to ICDR.
- 5. To continue transmission, write the next data to be transmitted into ICDR. The ICDRE flag is cleared to 0. The IRIC flag is cleared to 0 to detect the end of transmission. Processing from the ICDR register writing to the IRIC flag clearing should be performed continuously. Prevent any other interrupt processing from being inserted.

Transmit operations can be performed continuously by repeating steps [4] and [5].

- 6. Clear the IRIC flag to 0.
- 7. To end transmission, clear the ACKE bit in ICCR to 0, to clear the acknowledge bit stored in the ACKB bit to 0.
- 8. Clear the TRS bit to 0 for the next address reception, to set slave receive mode.
- 9. Dummy-read ICDR to release SDA on the slave side.



10. When the stop condition is detected, that is, when SDA is changed from low to high when SCL is high, the BBSY flag in ICCR is cleared to 0 and the STOP flag in ICSR is set to 1. When the STOPIM bit in ICXR is 0, the IRIC flag is set to 1. If the IRIC flag has been set, it is cleared to 0.




Figure 13.24 Example of Slave Transmit Mode Operation Timing (MLS = 0)

#### 13.4.7 IRIC Setting Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR, the FS bit in SAR, and the FSX bit in SARX. If the ICDRE or ICDRF flag is set to 1, SCL is automatically held low after one frame has been transferred in synchronization with the internal clock. Figures 13.25 to 13.27 show the IRIC set timing and SCL control.




Figure 13.25 IRIC Setting Timing and SCL Control (1)




Figure 13.26 IRIC Setting Timing and SCL Control (2)




Figure 13.27 IRIC Setting Timing and SCL Control (3)



#### 13.4.8 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 13.28 shows a block diagram of the noise canceler.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) pin input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 13.28 Block Diagram of Noise Canceler

#### 13.4.9 Initialization of Internal State

The IIC has a function for forcible initialization of its internal state if a deadlock occurs during communication.

Initialization is executed in accordance with the setting of bits CLR3 to CLR0 in DDCSWR or clearing ICE bit. For details on the setting of bits CLR3 to CLR0, see section 13.3.7, DDC Switch Register (DDCSWR).

Scope of Initialization: The initialization executed by this function covers the following items:

- ICDRE and ICDRF internal flags
- Transmit/receive sequencer and internal operating clock counter
- Internal latches for retaining the output state of the SCL and SDA pins (wait, clock, data output, etc.)

The following items are not initialized:

- Actual register values (ICDR, SAR, SARX, ICMR, ICCR, ICSR, ICXR (except for the ICDRE and ICDRF flags)
- Internal latches used to retain register read information for setting/clearing flags in ICMR, ICCR, and ICSR
- The value of the ICMR bit counter (BC2 to BC0)
- Generated interrupt sources (interrupt sources transferred to the interrupt controller)

#### Notes on Initialization:

- Interrupt flags and interrupt sources are not cleared, and so flag clearing measures must be taken as necessary.
- Basically, other register flags are not cleared either, and so flag clearing measures must be taken as necessary.
- When initialization is executed by DDCSWR, the write data for bits CLR3 to CLR0 is not retained. To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR.
- Similarly, when clearing is required again, all the bits must be written to simultaneously in accordance with the setting.
- If a flag clearing setting is made during transmission/reception, the IIC module will stop transmitting/receiving at that point and the SCL and SDA pins will be released. When transmission/reception is started again, register initialization, etc., must be carried out as necessary to enable correct communication as a system.

The value of the BBSY bit cannot be modified directly by this module clear function, but since the stop condition pin waveform is generated according to the state and release timing of the SCL and SDA pins, the BBSY bit may be cleared as a result. Similarly, state switching of other bits and flags may also have an effect.

To prevent problems caused by these factors, the following procedure should be used when initializing the IIC state.

- 1. Execute initialization of the internal state according to the setting of bits CLR3 to CLR0 or ICE bit clearing.
- 2. Execute a stop condition issuance instruction (write 0 to BBSY and SCP) to clear the BBSY bit to 0, and wait for two transfer rate clock cycles.
- 3. Re-execute initialization of the internal state according to the setting of bits CLR3 to CLR0 or ICE bit clearing.
- 4. Initialize (re-set) the IIC registers.

### 13.5 Interrupt Sources

The IIC has interrupt source IICI. Table 13.7 shows the interrupt sources and priority. Individual interrupt sources can be enabled or disabled using the enable bits in ICCR, and are sent to the interrupt controller independently.

Channel	Name	Enable Bit	Interrupt Source	Interrupt Flag	Priority
0	IICI0	IEIC	l <sup>2</sup> C bus interface interrupt request	IRIC	High ♠
1	IICI1	IEIC	l <sup>2</sup> C bus interface interrupt request	IRIC	 Low

#### Table 13.7 IIC Interrupt Sources

### 13.6 Usage Notes

- In master mode, if an instruction to generate a start condition is issued and then an instruction to generate a stop condition is issued before the start condition is output to the I<sup>2</sup>C bus, neither condition will be output correctly. To output the start condition followed by the stop condition, after issuing the instruction that generates the start condition, read DR in each I<sup>2</sup>C bus output pin, and check that SCL and SDA are both low. The pin states can be monitored by reading DR even if the ICE bit is set to 1. Then issue the instruction that generates the stop condition. Note that SCL may not yet have gone low when BBSY is cleared to 0.
- 2. Either of the following two conditions will start the next transfer. Pay attention to these conditions when accessing to ICDR.
  - Write to ICDR when ICE = 1 and TRS = 1 (including automatic transfer from ICDRT to ICDRS)
  - Read from ICDR when ICE = 1 and TRS = 0 (including automatic transfer from ICDRS to ICDRR)
- 3. Table 13.8 shows the timing of SCL and SDA outputs in synchronization with the internal clock. Timings on the bus are determined by the rise and fall times of signals affected by the bus load capacitance, series resistance, and parallel resistance.

Symbol	Output Timing	Unit	Notes
t <sub>sclo</sub>	$28t_{cyc}$ to $256t_{cyc}$	ns	See figure
t <sub>sclho</sub>	0.5t <sub>sclo</sub>		21.21.
t <sub>scllo</sub>	0.5t <sub>sclo</sub>		
t <sub>BUFO</sub>	$0.5t_{\rm sclo} - 1t_{\rm cyc}$		
t <sub>staho</sub>	$0.5t_{\rm SCLO} - 1t_{\rm cyc}$		
t <sub>staso</sub>	1t <sub>sclo</sub>		
t <sub>stoso</sub>	$0.5t_{sclo} + 2t_{cyc}$		
t <sub>sdaso</sub>	$1t_{_{SCLLO}} - 3t_{_{cyc}}$		
_	$1t_{_{ m SCLL}} - (6t_{_{ m cyc}} \text{ or } 12t_{_{ m cyc}}^{*})$		
t <sub>sdaho</sub>	3t <sub>cyc</sub>		
	t <sub>SCLHO</sub> t <sub>SCLHO</sub> t <sub>SCLLO</sub> t <sub>BUFO</sub> t <sub>STAHO</sub> t <sub>STASO</sub> t <sub>STOSO</sub> t	$\begin{array}{c c} t_{\text{SCLO}} & 28t_{\text{cyc}} \text{ to } 256t_{\text{cyc}} \\ \hline t_{\text{SCLHO}} & 0.5t_{\text{SCLO}} \\ \hline t_{\text{SCLIO}} & 0.5t_{\text{SCLO}} \\ \hline t_{\text{BUFO}} & 0.5t_{\text{SCLO}} - 1t_{\text{cyc}} \\ \hline t_{\text{STAHO}} & 0.5t_{\text{SCLO}} - 1t_{\text{cyc}} \\ \hline t_{\text{STAHO}} & 0.5t_{\text{SCLO}} - 1t_{\text{cyc}} \\ \hline t_{\text{STASO}} & 1t_{\text{SCLO}} \\ \hline t_{\text{STASO}} & 1t_{\text{SCLO}} \\ \hline t_{\text{SDASO}} & \frac{1t_{\text{SCLO}} - 3t_{\text{cyc}}}{1t_{\text{SCLL}} - (6t_{\text{cyc}} \text{ or } 12t_{\text{cyc}}^{*})} \end{array}$	$\begin{array}{c c} t_{\text{SCLO}} & 28t_{\text{cyc}} \text{ to } 256t_{\text{cyc}} & \text{ns} \\ \hline t_{\text{SCLHO}} & 0.5t_{\text{SCLO}} & \\ \hline t_{\text{SCLIO}} & 0.5t_{\text{SCLO}} & \\ \hline t_{\text{BUFO}} & 0.5t_{\text{SCLO}} - 1t_{\text{cyc}} & \\ \hline t_{\text{STAHO}} & 0.5t_{\text{SCLO}} - 1t_{\text{cyc}} & \\ \hline t_{\text{STAHO}} & 0.5t_{\text{SCLO}} - 1t_{\text{cyc}} & \\ \hline t_{\text{STASO}} & 1t_{\text{SCLO}} & \\ \hline t_{\text{STOSO}} & 0.5t_{\text{SCLO}} + 2t_{\text{cyc}} & \\ \hline t_{\text{SDASO}} & \frac{1t_{\text{SCLO}} - 3t_{\text{cyc}}}{1t_{\text{SCLL}} - (6t_{\text{cyc}} \text{ or } 12t_{\text{cyc}}^{*})} \end{array}$

#### Table 13.8 I<sup>2</sup>C Bus Timing (SCL and SDA Outputs)

Note:  $*6t_{cvc}$  when IICX is 0,  $12t_{cvc}$  when 1.

- 4. SCL and SDA inputs are sampled in synchronization with the internal clock. The AC timing therefore depends on the system clock cycle t<sub>cyc</sub>, as shown in section 21, Electrical Characteristics. Note that the I<sup>2</sup>C bus interface AC timing specifications will not be met with a system clock frequency of less than 5 MHz.
- 5. The I<sup>2</sup>C bus interface specification for the SCL rise time  $t_{sr}$  is 1000 ns or less (300 ns for highspeed mode). In master mode, the I<sup>2</sup>C bus interface monitors the SCL line and synchronizes one bit at a time during communication. If  $t_{sr}$  (the time for SCL to go from low to  $V_{IH}$ ) exceeds the time determined by the input clock of the I<sup>2</sup>C bus interface, the high period of SCL is extended. The SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance so that the SCL rise time does not exceed the values given in table 13.9.

#### Table 13.9 Permissible SCL Rise Time (t<sub>sr</sub>) Values

IICX	t <sub>cyc</sub> Indic	ation	I <sup>2</sup> C Bus Specification (Max.)	φ = 5 MHz	φ = 8 MHz	φ = 10 MHz
0	7.5 t <sub>cyc</sub>	Standard mode	1000	1000	937	750
		High-speed mode	300	300	300	300
1	17.5 t <sub>cyc</sub>	Standard mode	1000	1000	1000	1000
_		High-speed mode	300	300	300	300

6. The I<sup>2</sup>C bus interface specifications for the SCL and SDA rise and fall times are under 1000 ns and 300 ns. The I<sup>2</sup>C bus interface SCL and SDA output timing is prescribed by t<sub>eye</sub>, as shown in table 13.8. However, because of the rise and fall times, the I<sup>2</sup>C bus interface specifications may not be satisfied at the maximum transfer rate. Table 13.10 shows output timing calculations for different operating frequencies, including the worst-case influence of rise and fall times.

 $t_{BUFO}$  fails to meet the I<sup>2</sup>C bus interface specifications at any frequency. The solution is either (a) to provide coding to secure the necessary interval (approximately 1 µs) between issuance of a stop condition and issuance of a start condition, or (b) to select devices whose input timing permits this output timing for use as slave devices connected to the I<sup>2</sup>C bus.

 $t_{scllo}$  in high-speed mode and  $t_{staso}$  in standard mode fail to satisfy the I<sup>2</sup>C bus interface specifications for worst-case calculations of  $t_{st}/t_{st}$ . Possible solutions that should be investigated include (a) adjusting the rise and fall times by means of a pull-up resistor and capacitive load, (b) reducing the transfer rate to meet the specifications, or (c) selecting devices whose input timing permits this output timing for use as slave devices connected to the I<sup>2</sup>C bus.

Item	t <sub>cyc</sub> Indication		t <sub>sr</sub> /t <sub>sr</sub> Influence (Max.)	I <sup>2</sup> C Bus Specifi- cation (Min.	φ = )5 MHz	φ = 8 MHz	φ = 10 MHz		
t <sub>sclho</sub>	$0.5 t_{_{SCLO}} (-t_{_{Sr}})$	Standard mode	-1000	4000	4000	4000	4000		
		High-speed mode	-300	600	950	950	950		
t <sub>scllo</sub>	$0.5 t_{sclo} (-t_{sf})$	Standard mode	-250	4700	4750	4750	4750		
		High-speed mode	-250	1300	1000*1	1000*1	1000*1		
t <sub>BUFO</sub>	$0.5 t_{_{SCLO}} - 1 t_{_{cyc}}$	Standard mode	-1000	4700	3800*1	3875*1	3900 <sup>*1</sup>		
	(t <sub>sr</sub> )	High-speed mode	-300	1300	<b>750</b> <sup>*1</sup>	825 <sup>*1</sup>	850 <sup>*1</sup>		
t <sub>staho</sub>	$0.5 t_{_{SCLO}} - 1 t_{_{cyc}}$	Standard mode	-250	4000	4550	4625	4650		
	(-t <sub>sf</sub> )	High-speed mode	-250	600	800	875	900		
t <sub>staso</sub>	$1 t_{sclo} (-t_{sr})$	Standard mode	-1000	4700	9000	9000	9000		
		High-speed mode	-300	600	2200	2200	2200		
t <sub>stoso</sub>	$0.5 t_{sclo} + 2 t_{cyc}$	Standard mode	-1000	4000	4400	4250	4200		
	(—t <sub>sr</sub> )	High-speed mode	-300	600	1350	1200	1150		
t <sub>sdaso</sub>	$1 t_{scllo}^{*^3} - 3 t_{cyc}$	Standard mode	-1000	250	3100	3325	3400		
(master)	(t <sub>sr</sub> )	High-speed mode	-300	100	400	625	700		
t <sub>sdaso</sub>	1 t <sub>scll</sub> *3- 12 t <sub>cyc</sub> *2	Standard mode	-1000	250	1300	2200	2500		
(slave)	(t <sub>sr</sub> )	High-speed mode	-300	100	-1400*1	-500*1	-200*1		
t <sub>sdaho</sub>	3 t <sub>cyc</sub>	Standard mode	0	0	600	375	300		
		High-speed mode	0	0	600	375	300		
				<b>B</b>		1 4			

Time Indication (at Maximum Transfer Rate) [ns]

#### Table 13.10 I<sup>2</sup>C Bus Timing (with Maximum Influence of $t_{sr}/t_{sr}$ )

Notes: 1. Does not meet the I<sup>2</sup>C bus interface specification. Remedial action such as the following is necessary: (a) secure a start/stop condition issuance interval; (b) adjust the rise and fall times by means of a pull-up resistor and capacitive load; (c) reduce the transfer rate; (d) select slave devices whose input timing permits this output timing.

The values in the above table will vary depending on the settings of the IICX bit and bits CKS0 to CKS2. Depending on the frequency it may not be possible to achieve the maximum transfer rate; therefore, whether or not the  $I^2C$  bus interface specifications are met must be determined in accordance with the actual setting conditions.

- 2. Value when the IICX bit is set to 1. When the IICX bit is cleared to 0, the value is  $(t_{scll} 6t_{cyc})$ .
- 3. Calculated using the I<sup>2</sup>C bus specification values (standard mode: 4700 ns min.; high-speed mode: 1300 ns min.).

7. Notes on ICDR read at end of master reception

To halt reception at the end of a receive operation in master receive mode, set the TRS bit to 1 and write 0 to BBSY and SCP in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition. After this, receive data can be read by means of an ICDR read, but if data remains in the buffer the ICDRS receive data will not be transferred to ICDR (ICDRR), and so it will not be possible to read the second byte of data.

If it is necessary to read the second byte of data, issue the stop condition in master receive mode (i.e. with the TRS bit cleared to 0). When reading the receive data, first confirm that the BBSY bit in ICCR is cleared to 0, the stop condition has been generated, and the bus has been released, then read ICDR with TRS cleared to 0.

Note that if the receive data (ICDR data) is read in the interval between execution of the instruction for issuance of the stop condition (writing of 0 to BBSY and SCP in ICCR) and the actual generation of the stop condition, the clock may not be output correctly in subsequent master transmission.

Clearing of the MST bit after completion of master transmission/reception, or other modifications of IIC control bits to change the transmit/receive operating mode or settings, must be carried out during interval (a) in figure 13.29 (after confirming that the BBSY bit in ICCR has been cleared to 0).




Figure 13.29 Notes on Reading Master Receive Data

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to 1 in ICXR.

8. Notes on start condition issuance for retransmission

Figure 13.30 shows the timing of start condition issuance for retransmission, and the timing for subsequently writing data to ICDR, together with the corresponding flowchart. Write the transmit data to ICDR after the start condition for retransmission is issued and then the start condition is actually generated.




Figure 13.30 Flowchart for Start Condition Issuance Instruction for Retransmission and Timing

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to 11 in ICXR.

9. Note on when I<sup>2</sup>C bus interface stop condition instruction is issued In cases where the rise time of the 9th clock of SCL exceeds the stipulated value because of a large bus load capacity or where a slave device in which a wait can be inserted by driving the SCL pin low is used, the stop condition instruction should be issued after reading SCL after the rise of the 9th clock pulse and determining that it is low.




Figure 13.31 Stop Condition Issuance Timing

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to 1 in ICXR.

#### 10. Notes on WAIT function

- Conditions to cause this phenomenon

When both of the following conditions are satisfied, the clock pulse of the 9th clock could be outputted continuously in master mode using the WAIT function due to the failure of the WAIT insertion after the 8th clock fall.

- (1) Setting the WAIT bit of the ICMR register to 1 and operating WAIT, in master mode
- (2) If the IRIC bit of interrupt flag is cleared from 1 to 0 between the fall of the 7th clock and the fall of the 8th clock.
- Error phenomenon

Normally, WAIT State will be cancelled by clearing the IRIC flag bit from 1 to 0 after the fall of the 8th clock in WAIT State. In this case, if the IRIC flag bit is cleared between the 7th clock fall and the 8th clock fall, the IRIC flag clear- data will be retained internally. Therefore, the WAIT State will be cancelled right after WAIT insertion on 8th clock fall.

— Restrictions

Please clear the IRIC flag before the rise of the 7th clock (the counter value of BC2 through BC0 should be 2 or greater), after the IRIC flag is set to 1 on the rise of the 9th clock.

If the IRIC flag-clear is delayed due to the interrupt or other processes and the value of BC counter is turned to 1 or 0, please confirm the SCL pins are in L' state after the counter value of BC2 through BC0 is turned to 0, and clear the IRIC flag. (See figure 16.21.)




Figure 13.32 IRIC Flag Clear Timing on WAIT Operation

11. Note on IRIC flag clear when the wait function is used

If the rise time of SCL exceeds the stipulated value or a slave device in which a wait can be inserted by driving the SCL pin low is used when the wait function is used in I<sup>2</sup>C bust interface master mode, the IRIC flag should be cleared after determining that the SCL is low, as described below.

If the IRIC flag is cleared to 0 when WAIT = 1 while the SCL is extending the high level time, the SDA level may change before the SCL goes low, which may generate a start or stop condition erroneously.




Figure 13.33 IRIC Flag Clearing Timing When WAIT = 1

- Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to 1 in ICXR.
- 12. Note on ICDR read and ICCR access in slave transmit mode

In I<sup>2</sup>C bus interface slave transmit mode, do not read ICDR or do not read/write from/to ICCR during the time shaded in figure 13.34. However, such read and write operations cause no problem in interrupt handling processing that is generated in synchronization with the rising edge of the 9th clock pulse because the shaded time has passed before making the transition to interrupt handling.

To handle interrupts securely, be sure to keep either of the following conditions.

- Read ICDR data that has been received so far or read/write from/to ICCR before starting the receive operation of the next slave address.
- Monitor the BC2 to BC0 bit counter in ICMR; when the count is 000 (8th or 9th clock pulse), wait for at least two transfer clock times in order to read ICDR or read/write from/to ICCR during the time other than the shaded time.




Figure 13.34 ICDR Read and ICCR Access Timing in Slave Transmit Mode

- Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to 1 in ICXR.
- 13. Note on TRS bit setting in slave mode

In I<sup>2</sup>C bus interface slave mode, if the TRS bit value in ICCR is set after detecting the rising edge of the 9th clock pulse or the stop condition before detecting the next rising edge on the SCL pin (the time indicated as (a) in figure 13.35), the bit value becomes valid immediately when it is set. However, if the TRS bit is set during the other time (the time indicated as (b) in figure 13.35), the bit value is suspended and remains invalid until the rising edge of the 9th

clock pulse or the stop condition is detected. Therefore, when the address is received after the restart condition is input without the stop condition, the effective TRS bit value remains 1 (transmit mode) internally and thus the acknowledge bit is not transmitted after the address has been received at the 9th clock pulse.

To receive the address in slave mode, clear the TRS bit to 0 during the time indicated as (a) in figure 13.35. To release the SCL low level that is held by means of the wait function in slave mode, clear the TRS bit to and then dummy-read ICDR.




Figure 13.35 TRS Bit Set Timing in Slave Mode

- Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to 11 in ICXR.
- 14. Notes on Arbitration Lost in master mode

The I<sup>2</sup>C bus interface recognizes the data in transmit/receive frame as an address when arbitration is lost in master mode and a transition to slave receive mode is automatically carried out.

When arbitration is lost not in the first frame but in the second frame or subsequent frame, transmit/receive data that is not an address is compared with the value set in the SAR or SARX register as an address. If the receive data matches with the address in the SAR or SARX register, the I<sup>2</sup>C bus interface erroneously recognizes that the address call has occurred. (See figure 13.36.)

In multi-master mode, a bus conflict could happen. When The  $I^2C$  bus interface is operated in master mode, check the state of the AL bit in the ICSR register every time after one frame of data has been transmitted or received.

When arbitration is lost during transmitting the second frame or subsequent frame, take avoidance measures.




Figure 13.36 Diagram of Erroneous Operation when Arbitration is Lost

Though it is prohibited in the normal  $I^2C$  protocol, the same problem may occur when the MST bit is erroneously set to 1 and a transition to master mode is occurred during data transmission or reception in slave mode. In multi-master mode, pay attention to the setting of the MST bit when a bus conflict may occur. In this case, the MST bit in the ICCR register should be set to 1 according to the order below.

- (a) Make sure that the BBSY flag in the ICCR register is 0 and the bus is free before setting the MST bit.
- (b) Set the MST bit to 1.
- (c) To confirm that the bus was not entered to the busy state while the MST bit is being set, check that the BBSY flag in the ICCR register is 0 immediately after the MST bit has been set.
- 15. Note on ICDR read in transmit mode and ICDR write in receive mode

If ICDR is read in transmit mode (TRS = 1) or ICDR is written to in receive mode (TRS = 0), the SCL pin may not be held low in some cases after transmit/receive operation has been completed, thus inconveniently allowing clock pulses to be output on the SCL bus line before ICDR is accessed correctly. To access ICDR correctly, read ICDR after setting receive mode or write to ICDR after setting transmit mode.

16. Note on ACKE and TRS bits in slave mode

In the I<sup>2</sup>C bus interface, if 1 is received as the acknowledge bit value (ACKB = 1) in transmit mode (TRS = 1) and then the address is received in slave mode without performing appropriate processing, interrupt handling may start at the rising edge of the 9th clock pulse even when the

address does not match. Similarly, if the start condition or address is transmitted from the master device in slave transmit mode (TRS = 1), the IRIC flag may be set after the ICDRE flag is set and 1 received as the acknowledge bit value (ACKB = 1), thus causing an interrupt source even when the address does not match.

To use the I<sup>2</sup>C bus interface module in slave mode, be sure to follow the procedures below.

- A. When having received 1 as the acknowledge bit value for the last transmit data at the end of a series of transmit operation, clear the ACKE bit in ICCR once to initialize the ACKB bit to 0.
- B. Set receive mode (TRS = 0) before the next start condition is input in slave mode. Complete transmit operation by the procedure shown in figure 13.23, in order to switch from slave transmit mode to slave receive mode.

### 13.6.1 Module Stop Mode Setting

The IIC operation can be enabled or disabled using the module stop control register. The initial setting is for the IIC operation to be halted. Register access is enabled by canceling module stop mode. For details, refer to section 19, Power-Down Modes.



# Section 14 Keyboard Buffer Controller

This LSI has three on-chip keyboard buffer controller channels. The keyboard buffer controller is provided with functions conforming to the PS/2 interface specifications.

Data transfer using the keyboard buffer controller employs a data line (KD) and a clock line (KCLK), providing economical use of connectors, board surface area, etc. Figure 14.1 shows a block diagram of the keyboard buffer controller.

### 14.1 Features

- Conforms to PS/2 interface specifications
- Direct bus drive (via the KCLK and KD pins)
- Interrupt sources: on completion of data reception and on detection of clock edge
- Error detection: parity error and stop bit monitoring




Figure 14.1 Block Diagram of Keyboard Buffer Controller




Figure 14.2 shows how the keyboard buffer controller is connected.

Figure 14.2 Keyboard Buffer Controller Connection

## 14.2 Input/Output Pins

Table 14.1 lists the input/output pins used by the keyboard buffer controller.

#### Table 14.1 Pin Configuration

Channel	Name	Abbreviation*	I/O	Function
0	KBC clock I/O pin (KCLK0)	PS2AC	I/O	KBC clock input/output
	KBC data I/O pin (KD0)	PS2AD	I/O	KBC data input/output
1	KBC clock I/O pin (KCLK1)	PS2BC	I/O	KBC clock input/output
	KBC data I/O pin (KD1)	PS2BD	I/O	KBC data input/output
2	KBC clock I/O pin (KCLK2)	PS2CC	I/O	KBC clock input/output
	KBC data I/O pin (KD2)	PS2CD	I/O	KBC data input/output

Note:\* These are the external I/O pin names. In the text, clock I/O pins are referred to as KCLK and data I/O pins as KD, omitting the channel designations.

### 14.3 **Register Descriptions**

The keyboard buffer controller has the following registers for each channel.

- Keyboard control register H (KBCRH)
- Keyboard control register L (KBCRL)
- Keyboard data buffer register (KBBR)

#### 14.3.1 Keyboard Control Register H (KBCRH)

KBCRH indicates the operating status of the keyboard buffer controller.

Bit	Bit Name	Initial Value	R/W	Description
7	KBIOE	0	R/W	Keyboard In/Out Enable
				Selects whether or not the keyboard buffer controller is used.
				0: The keyboard buffer controller is non-operational (KCLK and KD signal pins have port functions)
				1: The keyboard buffer controller is enabled for transmission and reception (KCLK and KD signal pins are in the bus drive state)
6	KCLKI	1	R	Keyboard Clock In
				Monitors the KCLK I/O pin. This bit cannot be modified.
				0: KCLK I/O pin is low
				1: KCLK I/O pin is high
5	KDI	1	R	Keyboard Data In:
				Monitors the KDI I/O pin. This bit cannot be modified.
				0: KD I/O pin is low
				1: KD I/O pin is high
4	KBFSEL	1	R/W	Keyboard Buffer Register Full Select
				Selects whether the KBF bit is used as the keyboard buffer register full flag or as the KCLK fall interrupt flag. When KBFSEL is cleared to 0, the KBE bit in KBCRL should be cleared to 0 to disable reception.
				0: KBF bit is used as KCLK fall interrupt flag
				1: KBF bit is used as keyboard buffer register full flag

Bit	Bit Name	Initial Value	R/W	Description
3	KBIE	0	R/W	Keyboard Interrupt Enable
				Enables or disables interrupts from the keyboard buffer controller to the CPU.
				0: Interrupt requests are disabled
				1: Interrupt requests are enabled
2	KBF	0	R/(W)*	Keyboard Buffer Register Full
				Indicates that data reception has been completed and the received data is in KBBR.
				0: [Clearing condition]
				Read KBF when KBF = 1, then write 0 in KBF
				1: [Setting conditions]
				<ul> <li>When data has been received normally and has been transferred to KBBR while KBFSEL = 1 (keyboard buffer register full flag)</li> </ul>
				<ul> <li>When a KCLK falling edge is detected while KBFSEL = 0 (KCLK interrupt flag)</li> </ul>
1	PER	0	R/(W)*	Parity Error
				Indicates that an odd parity error has occurred.
				0: [Clearing condition]
				Read PER when PER = 1, then write 0 in PER
				1: [Setting condition]
				When an odd parity error occurs
0	KBS	0	R	Keyboard Stop
				Indicates the receive data stop bit. Valid only when KBF = 1.
				0: 0 stop bit received
				1: 1 stop bit received

Note: Only 0 can be written for clearing the flag.

### 14.3.2 Keyboard Control Register L (KBCRL)

KBCRL enables the receive counter count and controls the keyboard buffer controller pin output.

Bit	Bit Name	Initial Value	R/W	Description
7	KBE	0	R/W	Keyboard Enable
				Enables or disables loading of receive data into KBBR.
				0: Loading of receive data into KBBR is disabled
				1: Loading of receive data into KBBR is enabled
6	KCLKO	1	R/W	Keyboard Clock Out
				Controls KBC clock I/O pin output.
				0: KBC clock I/O pin is low
				1: KBC clock I/O pin is high
5	KDO	1	R/W	Keyboard Data Out
				Controls KBC data I/O pin output.
				0: KBC data I/O pin is low
				1: KBC data I/O pin is high
4		1	_	Reserved
				This bit is always read as 1 and cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
3	RXCR3	0	R	Receive Counter
2	RXCR2	0	R	These bits indicate the received data bit. Their value
1	RXCR1	0	R	is incremented on the fall of KCLK. These bits cannot be modified.
0	RXCR0	0	R The receive counter is initialized to 0000 by a r and when 0 is written in KBE. Its value returns after a stop bit is received.	
				0000: —
				0001: Start bit
				0010: KB0
				0011: KB1
				0100: KB2
				0101: KB3
				0110: KB4
				0111: KB5
				1000: KB6
				1001: KB7
				1010: Parity bit
				1011: —
				11:—

#### 14.3.3 Keyboard Data Buffer Register (KBBR)


KBBR stores receive data. Its value is valid only when KBF = 1.

Bit	Bit Name	Initial Value	R/W	Description
7	KB7	0	R	Keyboard Data 7 to 0
6	KB6	0	R	8-bit read only data.
5	KB5	0	R	Initialized to H'00 by a reset, in standby mode, watch
4	KB4	0	R	mode, subactive mode, subsleep mode, and module stop mode, and when KBIOE is cleared to 0.
3	KB3	0	R	stop mode, and when KBIOE is cleared to 0.
2	KB2	0	R	
1	KB1	0	R	
0	KB0	0	R	

## 14.4 Operation

#### 14.4.1 Receive Operation

In a receive operation, both KCLK (clock) and KD (data) are outputs on the keyboard side and inputs on this LSI chip (system) side. KD receives a start bit, 8 data bits (LSB-first), an odd parity bit, and a stop bit, in that order. The KD value is valid when KCLK is low. A sample receive processing flowchart is shown in figure 14.3, and the receive timing in figure 14.4.



#### Figure 14.3 Sample Receive Processing Flowchart








Figure 14.4 Receive Timing

#### 14.4.2 Transmit Operation

In a transmit operation, KCLK (clock) is an output on the keyboard side, and KD (data) is an output on the chip (system) side. KD outputs a start bit, 8 data bits (LSB-first), an odd parity bit, and a stop bit, in that order. The KD value is valid when KCLK is high. A sample transmit processing flowchart is shown in figure 14.5, and the transmit timing in figure 14.6.











Figure 14.5 (2) Sample Transmit Processing Flowchart





Rev. 2.00 Mar 21, 2006 page 348 of 518 REJ09B0299-0200

#### 14.4.3 Receive Abort

This LSI (system side) can forcibly abort transmission from the device connected to it (keyboard side) in the event of a protocol error, etc. In this case, the system holds the clock low. During reception, the keyboard also outputs a clock for synchronization, and the clock is monitored when the keyboard output clock is high. If the clock is low at this time, the keyboard judges that there is an abort request from the system, and data transmission from the keyboard is aborted. Thus the system can abort reception by holding the clock low for a certain period. A sample receive abort processing flowchart is shown in figure 14.7, and the receive abort timing in figure 14.8.






Figure 14.7 (1) Sample Receive Abort Processing Flowchart








Figure 14.8 Receive Abort and Transmit Start (Transmission/Reception Switchover) Timing

#### 14.4.4 KCLKI and KDI Read Timing

Figure 14.9 shows the KCLKI and KDI read timing.




Figure 14.9 KCLKI and KDI Read Timing



#### 14.4.5 KCLKO and KDO Write Timing

Figure 14.10 shows the KLCKO and KDO write timing and the KCLK and KD pin states.




Figure 14.10 KCLKO and KDO Write Timing



#### 14.4.6 KBF Setting Timing and KCLK Control

Figure 14.11 shows the KBF setting timing and the KCLK pin states.


φ*							
KCLK (pin)		11th fall					
Internal KCLK		1					
Falling e signal	dge		1				
RXCR3 RXCR0	toB'1010	X	B'0000				
KBF							
KCLK (output)		 	Automatic I/O inhibit				
Note:*	Note:* The $\phi$ clock shown here is scaled by 1/N in medium-speed mode when the operating mode is active mode.						

Figure 14.11 KBF Setting and KCLK Automatic I/O Inhibit Generation Timing

#### 14.4.7 Receive Timing

Figure 14.12 shows the receive timing.

φ*		
KCLK (pin)		
KD (pin)	X	χ
Internal KCLK (KCLKI)		
Falling edge		
RXCR3 to N	N + 1	N + 2
Internal KD (KDI)	X	
KBBR7 to KBBR0		X
Note:* The ∳ clock shown here is so mode.	caled by 1/N in medium-speed	mode when the operating mode is active





#### 14.4.8 KCLK Fall Interrupt Operation

In this device, clearing the KBFSEL bit to 0 in KBCRH enables the KBF bit in KBCRL to be used as a flag for the interrupt generated by the fall of KCLK input.

Figure 14.13 shows the setting method and an example of operation.




Figure 14.13 Example of KCLK Input Fall Interrupt Operation

### 14.5 Usage Notes

#### 14.5.1 KBIOE Setting and KCLK Falling Edge Detection

When KBIOE is 0, the internal KCLK and internal KD settings are fixed at 1. Therefore, if the KCLK pin is low when the KBIOE bit is set to 1, the edge detection circuit operates and the KCLK falling edge is detected.

If the KBFSEL bit and KBE bit are both 0 at this time, the KBF bit is set. Figure 14.14 shows the timing of KBIOE setting and KCLK falling edge detection.




Figure 14.14 KBIOE Setting and KCLK Falling Edge Detection Timing

#### 14.5.2 Module Stop Mode Setting

Keyboard buffer controller operation can be enabled or disabled using the module stop control register. The initial setting is for keyboard buffer controller operation to be halted. Register access is enabled by canceling module stop mode. For details, refer to section 19, Power-Down Modes.

# Section 15 Host Interface LPC Interface (LPC)

This LSI has an on-chip LPC interface.

The LPC performs serial transfer of cycle type, address, and data, synchronized with the 33-MHz PCI clock. It uses four signal lines for address/data, and one for host interrupt requests. This LPC module supports only I/O read cycle and I/O write cycle transfers.

It is also provided with power-down functions that can control the PCI clock and shut down the host interface.

### 15.1 Features

- Supports LPC interface I/O read cycles and I/O write cycles
  - Uses four signal lines (LAD3 to LAD0) to transfer the cycle type, address, and data.
  - Uses three control signals: clock (LCLK), reset ( $\overline{LRESET}$ ), and frame ( $\overline{LFRAME}$ ).
- Has three register sets comprising data and status registers
  - The basic register set comprises three bytes: an input register (IDR), output register (ODR), and status register (STR).
  - Channels 1 and 2 have fixed I/O addresses of H'60/H'64 and H'62/H'66, respectively. A fast A20 gate function is also provided.
  - The I/O address can be set for channel 3. Sixteen bidirectional data register bytes can be manipulated in addition to the basic register set.
- Supports SERIRQ
  - Host interrupt requests are transferred serially on a single signal line (SERIRQ).
  - On channel 1, HIRQ1 and HIRQ12 can be generated.
  - On channels 2 and 3, SMI, HIRQ6, and HIRQ9 to HIRQ11 can be generated.
  - Operation can be switched between quiet mode and continuous mode.
  - The CLKRUN signal can be manipulated to restart the PCI clock (LCLK).
- Eleven interrupt sources
  - The LPC module can be shut down by inputting the  $\overline{\text{LPCPD}}$  signal.
  - Three pins, PME, LSMI, and LSCI, are provided for general input/output.

Figure 15.1 shows a block diagram of the LPC.




Figure 15.1 Block Diagram of LPC

Rev. 2.00 Mar 21, 2006 page 358 of 518 REJ09B0299-0200

### 15.2 Input/Output Pins

Table 15.1 lists the input and output pins of the LPC module.

#### Table 15.1Pin Configuration

Name	Abbreviation	Port	I/O	Function
LPC address/ data 3 to 0	LAD3 to LAD0	P33 to P30	Input/ output	Serial (4-signal-line) transfer cycle type/address/data signals, synchronized with LCLK
LPC frame	LFRAME	P34	Input <sup>*1</sup>	Transfer cycle start and forced termination signal
LPC reset	LRESET	P35	Input <sup>*1</sup>	LPC interface reset signal
LPC clock	LCLK	P36	Input	33 MHz PCI clock signal
Serialized interrupt request	SERIRQ	P37	Input/ output <sup>*1</sup>	Serialized host interrupt request signal, synchronized with LCLK (SMI, IRQ1, IRQ6, IRQ9 to IRQ12)
LSCI general output	LSCI	PB1	Output <sup>*1*2</sup>	General output
LSMI general output	LSMI	PB0	Output <sup>*1*2</sup>	General output
PME general output	PME	P80	Output <sup>*1*2</sup>	General output
GATE A20	GA20	P81	Output <sup>*1*2</sup>	A20 gate control signal output
LPC clock run	CLKRUN	P82	Input/ output <sup>*1*2</sup>	LCLK restart request signal in case of serial host interrupt request
LPC power-down	LPCPD	P83	Input <sup>*1</sup>	LPC module shutdown signal

Notes: 1. Pin state monitoring input is possible in addition to the LPC interface control input/output function.

2. Only 0 can be output. If 1 is output, the pin goes to the high-impedance state, so an external resistor is necessary to pull the signal up to  $V_{\rm cc}$ .

## **15.3** Register Descriptions

The LPC has the following registers. The settings of the HI12E bit in SYSCR2 do not affect the operation of the LPC. For reasons relating to the configuration of the program development tool (emulator), when the LPC is used, the HI12E bit in SYSCR2 should not be set to 1. For details, see section 3.2.2, System Control Register (SYSCR), and section 7.7.4, System Control Register 2 (SYSCR2).

- Host interface control register 0 (HICR0)
- Host interface control register 1 (HICR1)
- Host interface control register 2 (HICR2)
- Host interface control register 3 (HICR3)
- LPC channel 3 address registers (LADR3H, LADR3L)
- Input data register 1 (IDR1)
- Output data register 1 (ODR1)
- Status register 1 (STR1)
- Input data register 2 (IDR2)
- Output data register 2 (ODR2)
- Status register 2 (STR2)
- Input data register 3 (IDR3)
- Output data register 3 (ODR3)
- Status register 3 (STR3)
- Bidirectional data registers 0 to 15 (TWR0 to TWR15)
- SERIRQ control register 0 (SIRQCR0)
- SERIRQ control register 1 (SIRQCR1)
- Host interface select register (HISEL)



#### 15.3.1 Host Interface Control Registers 0 and 1 (HICR0, HICR1)

HICR0 and HICR1 contain control bits that enable or disable host interface functions, control bits that determine pin output and the internal state of the host interface, and status flags that monitor the internal state of the host interface.

	R/W				
Bit	Bit Name	Initial Value	Slave	Host	Description
7	LPC3E	0	R/W	_	LPC Enable 3 to 1
6	LPC2E	0	R/W	_	Enable or disable the host interface function in
5	LPC1E	0	R/W	_	single-chip mode. When the host interface is enabled (one of the three bits is set to 1), processing for data transfer between the slave processor (this LSI) and the host processor is performed using pins LAD3 to LAD0, LFRAME, LRESET, LCLK, SERIRQ, CLKRUN, and LPCPD.
					LPC3E
					0: LPC channel 3 operation is disabled
					No address (LADR3) matches for IDR3, ODR3, STR3, or TWR0 to TWR15
					1: LPC channel 3 operation is enabled
					• LPC2E
					0: LPC channel 2 operation is disabled
					No address (H'0062, 66) matches for IDR2, ODR2, or STR2
					1: LPC channel 2 operation is enabled
					LPC1E
					0: LPC channel 1 operation is disabled
					No address (H'0060, 64) matches for IDR1, ODR1, or STR1
					1: LPC channel 1 operation is enabled

Section 15	Host Interface LPC Interface (LPC)
------------	------------------------------------

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
4	FGA20E	0	R/W	_	Fast A20 Gate Function Enable
					Enables or disables the fast A20 gate function. When the fast A20 gate is disabled, the normal A20 gate can be implemented by firmware operation of the P81 output.
					When the fast A20 gate function is enabled, the DDR bit for P81 must not be set to 1.
					0: Fast A20 gate function disabled
					Other function of pin P81 is enabled
					GA20 output internal state is initialized to 1
					1: Fast A20 gate function enabled
					• GA20 pin output is open-drain (external VCC pull- up resistor required)
3	SDWNE	0	R/W		LPC Software Shutdown Enable
					Controls host interface shutdown. For details of the LPC shutdown function, and the scope of initialization by an LPC reset and an LPC shutdown, see section 15.4.4, Host Interface Shutdown Function (LPCPD).
					0: Normal state, LPC software shutdown setting enabled
					[Clearing conditions]
					• Writing 0
					LPC hardware reset or LPC software reset
					LPC hardware shutdown release (rising edge of <u>LPCPD</u> signal)
					1: LPC hardware shutdown state setting enabled
					<ul> <li>Hardware shutdown state when <u>LPCPD</u> signal is low</li> </ul>
					[Setting condition]
					Writing 1 after reading SDWNE = 0



			R/W			
Bit	Bit Name	Initial Value	Slave	Host	Description	
2	PMEE	0	R/W	_	PME output Enable	-
					Controls PME output in combination with the PMEB bit in HICR1. PME pin output is open-drain, and an external pull-up resistor is needed to pull the output up to $V_{\rm cc}$ .	
					When the PME output function is used, the DDR bit for P80 must not be set to 1.	
					PMEE PMEB	
					0 x: PME output disabled, other function of pin is enabled	
					1 0: PME output enabled, PME pin output goes to 0 level	
					1 1: PME output enabled, PME pin output is high-impedance	
1	LSMIE	0	R/W	—	LSMI output Enable	_
					Controls LSMI output in combination with the LSMIB bit in HICR1. LSMI pin output is open-drain, and an external pull-up resistor is needed to pull the output up to $V_{\rm cc}$ .	
					When the LSMI output function is used, the DDR bit for PB0 must not be set to 1.	
					LSMIE LSMIB	
					0 x: LSMI output disabled, other function of pin is enabled	
					1 0: LSMI output enabled, LSMI pin output goes to 0 level	
					1 1: LSMI output enabled, LSMI pin output is high-impedance	

Section 15	Host Interface LPC Interface (LPC)	
------------	------------------------------------	--

			R/	w/		
Bit	Bit Name	Initial Value	Slave	Host	Descrip	otion
0	LSCIE	0	R/W	—	LSCI ou	Itput Enable
					bit in HI	s LSCI output in combination with the LSCIB CR1. LSCI pin output is open-drain, and an I pull-up resistor is needed to pull the output
						ne LSCI output function is used, the DDR bit must not be set to 1.
					LSCIE	LSCIB
					0	x: LSCI output disabled, other function of pin is enabled
					1	0: LSCI output enabled, LSCI pin output goes to 0 level
					1	1: LSCI output enabled, LSCI pin output is high-impedance

Legend: X: Don't care



• HICR1

			R	w	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	LPCBSY	0	R		LPC Busy
					Indicates that the host interface is processing a transfer cycle.
					0: Host interface is in transfer cycle wait state
					<ul> <li>Bus idle, or transfer cycle not subject to processing is in progress</li> </ul>
					<ul> <li>Cycle type or address indeterminate during transfer cycle</li> </ul>
					[Clearing conditions]
					LPC hardware reset or LPC software reset
					LPC hardware shutdown or LPC software shutdown
					<ul> <li>Forced termination (abort) of transfer cycle subject to processing</li> </ul>
					<ul> <li>Normal termination of transfer cycle subject to processing</li> </ul>
					1: Host interface is performing transfer cycle processing
					[Setting condition]
					Match of cycle type and address

Section 15	Host Interface LPC Interface (LPC)
------------	------------------------------------

			R	/w	
Bit	Bit Name	Initial Value	Slave	Host	_ Description
6	CLKREQ	0	R	_	LCLK Request
					Indicates that the host interface's SERIRQ output is requesting a restart of LCLK.
					0: No LCLK restart request
					[Clearing conditions]
					LPC hardware reset or LPC software reset
					LPC hardware shutdown or LPC software shutdown
					SERIRQ is set to continuous mode
					• There are no further interrupts for transfer to the host in quiet mode
					1: LCLK restart request issued
					[Setting condition]
					In quiet mode, SERIRQ interrupt output becomes necessary while LCLK is stopped
5	IRQBSY	0	R	_	SERIRQ Busy
					Indicates that the host interface's SERIRQ signal is engaged in transfer processing.
					0: SERIRQ transfer frame wait state
					[Clearing conditions]
					LPC hardware reset or LPC software reset
					LPC hardware shutdown or LPC software
					shutdown
					End of SERIRQ transfer frame
					1: SERIRQ transfer processing in progress
					[Setting condition]
					Start of SERIRQ transfer frame



			R/W		
Bit	Bit Name	Initial Value	Slave	Host	_ Description
4	LRSTB	0	_	_	LPC Software Reset Bit
					Resets the host interface. For the scope of initialization by an LPC reset, see section 15.4.4, Host Interface Shutdown Function (LPCPD).
					0: Normal state
					[Clearing conditions]
					• Writing 0
					LPC hardware reset
					1: LPC software reset state
					[Setting condition]
					Writing 1 after reading LRSTB = 0
3	SDWNB	0	R/W	—	LPC Software Shutdown Bit
					Controls host interface shutdown. For details of the LPC shutdown function, and the scope of initialization by an LPC reset and an LPC shutdown, see section 15.4.4, Host Interface Shutdown Function (LPCPD).
					0: Normal state
					[Clearing conditions]
					• Writing 0
					LPC hardware reset or LPC software reset
					LPC hardware shutdown
					LPC hardware shutdown release
					(rising edge of $\overline{LPCPD}$ signal when SDWNE = 0)
					1: LPC software shutdown state
					[Setting condition]
					Writing 1 after reading SDWNB = 0
2	PMEB	0	R/W	—	PME Output Bit
					Controls PME output in combination with the PMEE bit. For details, refer to description on the PMEE bit in HICR0.
1	LSMIB	0	R/W	_	LSMI Output Bit
					Controls LSMI output in combination with the LSMIE bit. For details, refer to description on the LSMIE bit in HICR0.

#### Section 15 Host Interface LPC Interface (LPC)

			R	/w	
Bit	Bit Name	Initial Value	Slave	Host	Description
0	LSCIB	0	R/W	_	LSCI output Bit
					Controls LSCI output in combination with the LSCIE bit in HICR1. For details, refer to description on the LSCIE bit.

#### 15.3.2 Host Interface Control Registers 2 and 3 (HICR2, HICR3)

Bits 6 to 0 in HICR2 control interrupts from the host interface (LPC) module to the slave processor (this LSI). Bit 7 in HICR2 and HICR3 monitor host interface pin states.

The pin states can be monitored regardless of the host interface operating state or the operating state of the functions that use pin multiplexing.

#### • HICR2

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
7	GA20	Undefined	R	—	GA20 Pin Monitor
6	LRST	0	R/(W)*		LPC Reset Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when an LPC hardware reset occurs.
					0: [Clearing condition]
					Writing 0 after reading LRST = 1
					1: [Setting condition]
					LRESET pin falling edge detection
5	SDWN	0	R/(W)*		LPC Shutdown Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when an LPC hardware shutdown request is generated.
					0: [Clearing conditions]
					• Writing 0 after reading SDWN = 1
					LPC hardware reset and LPC software reset
					1: [Setting condition]
					LPCPD pin falling edge detection

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	_ Description
4	ABRT	0	R/(W)*	_	LPC Abort Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when a forced termination (abort) of an LPC transfer cycle occurs.
					0: [Clearing conditions]
					• Writing 0 after reading ABRT = 1
					LPC hardware reset and LPC software reset
					LPC hardware shutdown and LPC software shutdown
					1: [Setting condition]
					<b>LFRAME</b> pin falling edge detection during LPC transfer cycle
3	IBFIE3	0	R/W	_	IDR3 and TWR Receive Completion Interrupt Enable
					Enables or disables IBFI3 interrupt to the slave processor (this LSI).
					0: Input data register IDR3 and TWR receive completed interrupt requests disabled
					1: [When TWRIE = 0 in LADR3]
					Input data register (IDR3) receive completed interrupt requests enabled
					[When TWRIE = 1 in LADR3]
_					Input data register (IDR3) and TWR receive completed interrupt requests enabled
2	IBFIE2	0	R/W	_	IDR2 Receive Completion Interrupt Enable
					Enables or disables IBFI2 interrupt to the slave processor (this LSI).
					0: Input data register (IDR2) receive completed interrupt requests disabled
					1: Input data register (IDR2) receive completed interrupt requests enabled

#### Section 15 Host Interface LPC Interface (LPC)

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
1	IBFIE1	0	R/W		IDR1 Receive Completion Interrupt Enable
					Enables or disables IBFI1 interrupt to the slave processor (this LSI).
					0: Input data register (IDR1) receive completed interrupt requests disabled
					1: Input data register (IDR1) receive completed interrupt requests enabled
0	ERRIE	0	R/W	—	Error Interrupt Enable
					Enables or disables ERRI interrupt to the slave processor (this LSI).
					0: Error interrupt requests disabled
					1: Error interrupt requests enabled

Note: \* Only 0 can be written to bits 6 to 4, to clear the flag.

• HICR3

R/W

Bit	Bit Name	Initial Value	Slave	Host	_ Description
7	LFRAME	Undefined	R	_	LFRAME Pin Monitor
6	CLKRUN	Undefined	R	—	CLKRUN Pin Monitor
5	SERIRQ	Undefined	R	_	SERIRQ Pin Monitor
4	LRESET	Undefined	R	—	LRESET Pin Monitor
3	LPCPD	Undefined	R	_	LPCPD Pin Monitor
2	PME	Undefined	R	—	PME Pin Monitor
1	LSMI	Undefined	R		LSMI Pin Monitor
0	LSCI	Undefined	R		LSCI Pin Monitor

#### 15.3.3 LPC Channel 3 Address Register (LADR3)

LADR3 comprises two 8-bit readable/writable registers that perform LPC channel-3 host address setting and control the operation of the bidirectional data registers. The contents of the address field in LADR3 must not be changed while channel 3 is operating (while LPC3E is set to 1).

#### • LADR3H

Bit	Bit Name	Initial Value	R/W	Description
7	Bit 15	0	R/W	Channel 3 Address Bits 15 to 8:
6	Bit 14	0	R/W	When LPC3E = 1, an I/O address received in an LPC I/O
5	Bit 13	0	R/W	cycle is compared with the contents of LADR3. When determining an IDR3, ODR3, or STR3 address match, bit 0
4	Bit 12	0	R/W	of LADR3 is regarded as 0, and the value of bit 2 is ignored.
3	Bit 11	0	R/W	When determining a TWR0 to TWR15 address match, bit 4
2	Bit 10	0	R/W	of LADR3 is inverted, and the values of bits 3 to 0 are ignored. Register selection according to the bits ignored in
1	Bit 9	0	R/W	address match determination is as shown in table 15.2.
0	Bit 8	0	R/W	

#### LADR3L

Bit	Bit Name	Initial Value	R/W	Description
7	Bit 7	0	R/W	Channel 3 Address Bits 7 to 3
6	Bit 6	0	R/W	
5	Bit 5	0	R/W	
4	Bit 4	0	R/W	
3	Bit 3	0	R/W	
2		0	R/W	Reserved
				This bit is readable/writable, however, only 0 should be written to this bit.
1	Bit 1	0	R/W	Channel 3 Address Bit 1
0	TWRE	0	R/W	Bidirectional Data Register Enable
				Enables or disables bidirectional data register operation.
				0: TWR operation is disabled
				TWR-related I/O address match determination is halted
				1: TWR operation is enabled

## Renesas

I/O Address

		I/O Addr	ess			
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Transfer Cycle	Host Register Selection
Bit 4	Bit 3	0	Bit 1	0	I/O write	IDR3 write, $C/\overline{D}3 \leftarrow 0$
Bit 4	Bit 3	1	Bit 1	0	I/O write	IDR3 write, $C/\overline{D}3 \leftarrow 1$
Bit 4	Bit 3	0	Bit 1	0	I/O read	ODR3 read
Bit 4	Bit 3	1	Bit 1	0	I/O read	STR3 read
Bit 4	0	0	0	0	I/O write	TWR0MW write
Bit 4	0	0	0	1	I/O write	TWR1 to TWR15 write
	1	1	1	1		
Bit 4	0	0	0	0	I/O read	TWR0SW read
Bit 4	0	0	0	1	I/O read	TWR1 to TWR15 read
	1	1	1	1		

#### Table 15.2 Register Selection

#### 15.3.4 Input Data Registers 1 to 3 (IDR1 to IDR3)

The IDR registers are 8-bit read-only registers for the slave processor (this LSI), and 8-bit writeonly registers for the host processor. The registers selected from the host according to the I/O address are shown in the following table. For information on IDR3 selection, see section 15.3.3, LPC Channel 3 Address Register (LADR3). Data transferred in an LPC I/O write cycle is written to the selected register. The state of bit 2 of the I/O address is latched into the C/ $\overline{D}$  bit in STR, to indicate whether the written information is a command or data. The initial values of IDR1 to IDR3 are undefined.

	I/O Add	ress				
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Transfer Cycle	Host Register Selection
0000 0000 0110	0	0	0	0	I/O write	IDR1 write, $C/\overline{D}1 \leftarrow 0$
0000 0000 0110	0	1	0	0	I/O write	IDR1 write, $C/\overline{D}1 \leftarrow 1$
0000 0000 0110	0	0	1	0	I/O write	IDR2 write, $C/\overline{D}2 \leftarrow 0$
0000 0000 0110	0	1	1	0	I/O write	IDR2 write, $C/\overline{D}2 \leftarrow 1$

### 15.3.5 Output Data Registers 1 to 3 (ODR1 to ODR3)

The ODR registers are 8-bit readable/writable registers for the slave processor (this LSI), and 8-bit read-only registers for the host processor. The registers selected from the host according to the I/O address are shown in the following table. For information on ODR3 selection, see section 15.3.3, LPC Channel 3 Address Register (LADR3). In an LPC I/O read cycle, the data in the selected register is transferred to the host. The initial values of ODR1 to ODR3 are undefined.

	I/O Add	ress				
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Transfer Cycle	Host Register Selection
0000 0000 0110	0	0	0	0	I/O read	ODR1 read
0000 0000 0110	0	0	1	0	I/O read	ODR2 read

#### 15.3.6 Bidirectional Data Registers 0 to 15 (TWR0 to TWR15)

The TWR registers are sixteen 8-bit readable/writable registers to both the slave processor (this LSI) and the host processor. In TWR0, however, two registers (TWR0MW and TWR0SW) are allocated to the same address for both the host address and the slave address. TWR0MW is a write-only register for the host processor, and a read-only register for the slave processor, while TWR0SW is a write-only register for the slave processor and a read-only register for the host processor. When the host and slave processors begin a write, after the respective TWR0 registers have been written to, access right arbitration for simultaneous access is performed by checking the status flags to see if those writes were valid. For the registers selected from the host according to the I/O address, see section 15.3.3, LPC Channel 3 Address Register (LADR3).

Data transferred in an LPC I/O write cycle is written to the selected register; in an LPC I/O read cycle, the data in the selected register is transferred to the host. The initial values of TWR0 to TWR15 are undefined.

## Renesas

### 15.3.7 Status Registers 1 to 3 (STR1 to STR3)

The STR registers are 8-bit registers that indicate status information during host interface processing. Bits 3, 1, and 0 of STR1 to STR3, and bits 7 to 4 of STR3, are read-only bits for both the host processor and the slave processor (this LSI). However, only 0 can be written to bit 0 of STR1 to STR3 and bits 6 and 4 of STR3, from the slave processor (this LSI), in order to clear the flags to 0. The registers selected from the host processor according to the I/O address are shown in the following table. For information on STR3 selection, see section 15.3.3, LPC Channel 3 Address Register (LADR3). In an LPC I/O read cycle, the data in the selected register is transferred to the host processor. The initial values of STR1 to STR3 are H'00.

	I/O Add	ress				
Bits 15 to 4	Bit 3	Bit 2	Bit 1	Bit 0	Transfer Cycle	Host Register Selection
0000 0000 0110	0	1	0	0	I/O read	STR1 read
0000 0000 0110	0	1	1	0	I/O read	STR2 read



• STR1

			R/	w	
Bit	Bit Name	Initial Value	Slave	Host	_ Description
7	DBU17	0	R/W	R	Defined by User
6	DBU16	0	R/W	R	The user can use these bits as necessary.
5	DBU15	0	R/W	R	
4	DBU14	0	R/W	R	
3	C/D1	0	R	R	Command/Data
					When the host processor writes to an IDR register, bit 2 of the I/O address is written into this bit to indicate whether IDR contains data or a command.
					0: Contents of data register (IDR) are data
					1: Contents of data register (IDR) are a command
2	DBU12	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF1	0	R	R	Input Buffer Full
					Set to 1 when the host processor writes to IDR. This bit is an internal interrupt source to the slave processor (this LSI). IBF is cleared to 0 when the slave processor reads IDR.
					The IBF1 flag setting and clearing conditions are different when the fast A20 gate is used. For details, see table 15.3.
					0: [Clearing condition]
					When the slave processor reads IDR
					1: [Setting condition]
					When the host processor writes to IDR using I/O write cycle
0	OBF1	0	R/(W)*	R	Output Buffer Full
					Set to 1 when the slave processor (this LSI) writes to ODR. Cleared to 0 when the host processor reads ODR.
					0: [Clearing condition]
					When the host processor reads ODR using I/O read cycle, or the slave processor writes 0 to the OBF bit
					1: [Setting condition]
					When the slave processor writes to ODR

Note: \* Only 0 can be written to clear the flag.

#### Section 15 Host Interface LPC Interface (LPC)

• STR2

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
7	DBU27	0	R/W	R	Defined by User
6	DBU26	0	R/W	R	The user can use these bits as necessary.
5	DBU25	0	R/W	R	
4	DBU24	0	R/W	R	
3	C/D2	0	R	R	Command/Data
					When the host processor writes to an IDR register, bit 2 of the I/O address is written into this bit to indicate whether IDR contains data or a command.
					0: Contents of data register (IDR) are data
					1: Contents of data register (IDR) are a command
2	DBU22	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF2	0	R	R	Input Buffer Full
					Set to 1 when the host processor writes to IDR. This bit is an internal interrupt source to the slave processor (this LSI). IBF is cleared to 0 when the slave processor reads IDR.
					The IBF1 flag setting and clearing conditions are different when the fast A20 gate is used. For details, see table 15.3.
					0: [Clearing condition]
					When the slave processor reads IDR
					1: [Setting condition]
					When the host processor writes to IDR using I/O write cycle
0	OBF2	0	R/(W)*	R	Output Buffer Full
					Set to 1 when the slave processor (this LSI) writes to ODR. Cleared to 0 when the host processor reads ODR.
					0: [Clearing condition]
					When the host processor reads ODR using I/O read cycle, or the slave processor writes 0 to the OBF bit
					1: [Setting condition]
				. <u>.</u>	When the slave processor writes to ODR

Note: \* Only 0 can be written to clear the flag.

• ST	• STR3 (TWRE = 1 or SELSTR3 = 0)							
			R/	w				
Bit	Bit Name	Initial Value	Slave	Host	Description			
7	IBF3B	0	R	R	Bidirectional Data Register Input Buffer Full			
					Set to 1 when the host processor writes to TWR15. This is an internal interrupt source to the slave processor (this LSI). IBF3B is cleared to 0 when the slave processor reads TWR15.			
					0: [Clearing condition]			
					When the slave processor reads TWR15			
					1: [Setting condition]			
					When the host processor writes to TWR15 using I/O write cycle			
6	OBF3B	0	R/(W)*	R	Bidirectional Data Register Output Buffer Full			
					Set to 1 when the slave processor (this LSI) writes to TWR15. OBF3B is cleared to 0 when the host processor reads TWR15.			
					0: [Clearing condition]			
					When the host processor reads TWR15 using I/O read cycle, or the slave processor writes 0 to the OBF3B bit			
					1: [Setting condition]			
_					When the slave processor writes to TWR15			
5	MWMF	0	R	R	Master Write Mode Flag			
					Set to 1 when the host processor writes to TWR0. MWMF is cleared to 0 when the slave processor (this LSI) reads TWR15.			
					0: [Clearing condition]			
					When the slave processor reads TWR15			
					1: [Setting condition]			
					When the host processor writes to TWR0 using I/O write cycle while SWMF = $0$			

Section 15	Host Interface LPC Interface (LPC)
------------	------------------------------------

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	_ Description
4	SWMF	0	R/(W)*	R	Slave Write Mode Flag
					Set to 1 when the slave processor (this LSI) writes to TWR0. In the event of simultaneous writes by the master and the slave, the master write has priority. SWMF is cleared to 0 when the host reads TWR15
					0: [Clearing condition]
					When the host processor reads TWR15 using I/O read cycle, or the slave processor writes 0 to the SWMF bit
					1: [Setting condition]
					When the slave processor writes to TWR0 while $MWMF = 0$
3	C/D3	0	R	R	Command/Data
					When the host processor writes to an IDR register, bit 2 of the I/O address is written into this bit to indicate whether IDR contains data or a command.
					0: Contents of data register (IDR) are data
					1: Contents of data register (IDR) are a command
2	DBU32	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF3A	0	R	R	Input Buffer Full
					Set to 1 when the host processor writes to IDR. This bit is an internal interrupt source to the slave processor (this LSI). IBF is cleared to 0 when the slave processor reads IDR.
					The IBF1 flag setting and clearing conditions are different when the fast A20 gate is used. For details, see table 15.3.
					0: [Clearing condition]
					When the slave processor reads IDR
					1: [Setting condition]
					When the host processor writes to IDR using I/O write cycle

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
0	OBF3A	0	R/(W)*	R	Output Buffer Full
					Set to 1 when the slave processor (this LSI) writes to ODR. OBF is cleared to 0 when the host processor reads ODR.
					0: [Clearing condition]
					When the host processor reads ODR using I/O read cycle, or the slave processor writes 0 to the OBF bit
					1: [Setting condition]
					When the slave processor writes to ODR

Note: \* Only 0 can be written to clear the flag.

#### Section 15 Host Interface LPC Interface (LPC)

• 5		E = 0 and SEL			
				W	_
Bit	Bit Name	Initial Value	Slave	Host	Description
7	DBU37	0	R/W	R	Defined by User
6	DBU36	0	R/W	R	The user can use these bits as necessary.
5	DBU35	0	R/W	R	
4	DBU34	0	R/W	R	
3	C/D3	0	R	R	Command/Data
					When the host processor writes to an IDR register, bit 2 of the I/O address is written into this bit to indicate whether IDR contains data or a command.
					0: Contents of data register (IDR) are data
					1: Contents of data register (IDR) are a command
2	DBU32	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF3A	0	R	R	Input Buffer Full
					Set to 1 when the host processor writes to IDR. This bit is an internal interrupt source to the slave processor (this LSI). IBF is cleared to 0 when the slave processor reads IDR.
					The IBF1 flag setting and clearing conditions are different when the fast A20 gate is used. For details, see table 15.3.
					0: [Clearing condition]
					When the slave processor reads IDR
					1: [Setting condition]
					When the host processor writes to IDR using I/O write cycle
0	OBF3A	0	R/(W)*	R	Output Buffer Full
					Set to 1 when the slave processor (this LSI) writes to ODR. OBF is cleared to 0 when the host processor reads ODR.
					0: [Clearing condition]
					When the host processor reads ODR using I/O read cycle, or the slave processor writes 0 to the OBF bit
					1: [Setting condition]
					When the slave processor writes to ODR

Note: \* Only 0 can be written to clear the flag.

### 15.3.8 SERIRQ Control Registers 0 and 1 (SIRQCR0, SIRQCR1)

The SIRQCR registers contain status bits that indicate the SERIRQ operating mode and bits that specify SERIRQ interrupt sources.

• SIRQCR0

			R/	W	
Bit	Bit Name	Initial Value	Slave	Host	_ Description
7	Q/C	0	R	_	Quiet/Continuous Mode Flag
					Indicates the mode specified by the host at the end of an SERIRQ transfer cycle (stop frame).
					0: Continuous mode
					[Clearing conditions]
					LPC hardware reset, LPC software reset
					Specification by SERIRQ transfer cycle stop frame
					1: Quiet mode
					[Setting condition]
					Specification by SERIRQ transfer cycle stop frame.
6	SELREQ	0	R/W	_	Start Frame Initiation Request Select
					Selects whether start frame initiation is requested when one or more interrupt requests are cleared, or when all interrupt requests are cleared, in quiet mode.
					0: Start frame initiation is requested when all interrupt requests are cleared in quiet mode.
					1: Start frame initiation is requested when one or more interrupt requests are cleared in quiet mode.
5	IEDIR	0	R/W	_	Interrupt Enable Direct Mode
					Specifies whether LPC channel 2 and channel 3 SERIRQ interrupt source (SMI, IRQ6, IRQ9 to IRQ11) generation is conditional upon OBF, or is controlled only by the host interrupt enable bit.
					0: Host interrupt is requested when host interrupt enable bit and corresponding OBF are both set to 1
					1: Host interrupt is requested when host interrupt enable bit is set to 1

Section 15	Host Interface LPC Interface (LPC)
------------	------------------------------------

			R/	w	
Bit	Bit Name	Initial Value	Slave	Host	Description
4	SMIE3B	0	R/W	_	Host SMI Interrupt Enable 3B
					Enables or disables a host SMI interrupt request when OBF3B is set by a TWR15 write.
					0: Host SMI interrupt request by OBF3B and SMIE3B is disabled
					[Clearing conditions]
					Writing 0 to SMIE3B
					LPC hardware reset, LPC software reset
					• Clearing OBF3B to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host SMI interrupt request by setting OBF3B to 1 is enabled
					[When IEDIR = 1]
					Host SMI interrupt is requested
					[Setting condition]
					Writing 1 after reading SMIE3B = 0
3	SMIE3A	0	R/W	—	Host SMI Interrupt Enable 3A
					Enables or disables a host SMI interrupt request when OBF3A is set by an ODR3 write.
					0: Host SMI interrupt request by OBF3A and SMIE3A is disabled
					[Clearing conditions]
					Writing 0 to SMIE3A
					LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host SMI interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR = 1]
					Host SMI interrupt is requested
					[Setting condition]
					Writing 1 after reading SMIE3A = 0

			R	W	
Bit	Bit Name	Initial Value	Slave	Host	Description
2	SMIE2	0	R/W		Host SMI Interrupt Enable 2
					Enables or disables a host SMI interrupt request when OBF2 is set by an ODR2 write.
					0: Host SMI interrupt request by OBF2 and SMIE2 is disabled
					[Clearing conditions]
					Writing 0 to SMIE2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host SMI interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR = 1]
					Host SMI interrupt is requested
					[Setting condition]
					Writing 1 after reading SMIE2 = 0
1	IRQ12E1	0	R/W	—	Host IRQ12 Interrupt Enable 1
					Enables or disables a host IRQ12 interrupt request when OBF1 is set by an ODR1 write.
					0: Host IRQ12 interrupt request by OBF1 and IRQ12E1 is disabled
					[Clearing conditions]
					Writing 0 to IRQ12E1
					LPC hardware reset, LPC software reset
					Clearing OBF1 to 0
					1: Host IRQ12 interrupt request by setting OBF1 to 1 is enabled
					[Setting condition]
					Writing 1 after reading IRQ12E1 = 0

#### Section 15 Host Interface LPC Interface (LPC)

			R	w	
Bit	Bit Name	Initial Value	Slave	Host	Description
0	IRQ1E1	0	R/W	_	Host IRQ1 Interrupt Enable 1
					Enables or disables a host IRQ1 interrupt request when OBF1 is set by an ODR1 write.
					0: Host IRQ1 interrupt request by OBF1 and IRQ1E1 is disabled
					[Clearing conditions]
					Writing 0 to IRQ1E1
					LPC hardware reset, LPC software reset
					Clearing OBF1 to 0
					1: Host IRQ1 interrupt request by setting OBF1 to 1 is enabled
					[Setting condition]
					Writing 1 after reading IRQ1E1 = 0

R/W

• SIRQCR1

Bit	Bit Name	Initial Value	Slave	Host	Description
7	IRQ11E3	0	R/W	_	Host IRQ11 Interrupt Enable 3
					Enables or disables a host IRQ11 interrupt request when OBF3A is set by an ODR3 write.
					0: Host IRQ11 interrupt request by OBF3A and IRQ11E3 is disabled
					[Clearing conditions]
					Writing 0 to IRQ11E3
					LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host IRQ11 interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR = 1]
					Host IRQ11 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ11E3 = 0

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
6	IRQ10E3	0	R/W		Host IRQ10 Interrupt Enable 3
					Enables or disables a host IRQ10 interrupt request when OBF3A is set by an ODR3 write.
					0: Host IRQ10 interrupt request by OBF3A and IRQ10E3 is disabled
					[Clearing conditions]
					Writing 0 to IRQ10E3
					LPC hardware reset, LPC software reset
					<ul> <li>Clearing OB3FA to 0 (when IEDIR = 0)</li> </ul>
					1: [When IEDIR = 0]
					Host IRQ10 interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR = 1]
					Host IRQ10 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ10E3 = 0
5	IRQ9E3	0	R/W	—	Host IRQ9 Interrupt Enable 3
					Enables or disables a host IRQ9 interrupt request when OBF3A is set by an ODR3 write.
					0: Host IRQ9 interrupt request by OBF3A and IRQ9E3 is disabled
					[Clearing conditions]
					Writing 0 to IRQ9E3
					LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host IRQ9 interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR = 1]
					Host IRQ9 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ9E3 = 0

Section 15	Host Interface LPC Interface (LPC)
------------	------------------------------------

Bit Name         Initial Value         Slave         Host         Description           4         IRQ6E3         0         R/W         —         Host IRQ6 Interrupt Enable 3 Enables or disables a host IRQ6 Interrupt request when OBF3A is set by an ODR3 write.           0.         Host IRQ6 Interrupt request by OBF3A and IRQ6E3 is disabled [Clearing conditions]         Writing 0 to IRQ6E3           1         Writing 0 to IRQ6E3         UPC hardware reset, LPC software reset           1         Clearing OBF3A to 0 (when IEDIR = 0)         1: [When IEDIR = 0]           1         Host IRQ6 Interrupt request by setting OBF3A to 1 is enabled [When IEDIR = 1]           1         Host IRQ6 Interrupt is requested.           3         IRQ11E2         0           3         IRQ11E2         R/W           4         Writing 0 to IRQ1122           1         Host IRQ11 Interrupt request by OBF2 and IRQ11E2 is disabled           1         IRQ11E2           3         IRQ11E2           4         Writing 0 to IRQ11E2           5         Writing 0 to IRQ11 Interrupt request by OBF2 and IRQ11E2 is disabled           1         IClearing OBF2 to 0 (when IEDIR = 0)           1         IRQ11E2           1         Host IRQ11 interrupt request by setting OBF2 to 1 is enabled           1				R/W		
Enables or disables a host IRQ6 interrupt request when OBF3A is set by an ODR3 write. 0: Host IRQ6 interrupt request by OBF3A and IRQ6E3 is disabled [Clearing conditions] • Writing 0 to IRQ6E3 • LPC hardware reset, LPC software reset • Clearing OBF3A to 0 (when IEDIR = 0) 11: [When IEDIR = 0] Host IRQ6 interrupt request by setting OBF3A to 1 is enabled [When IEDIR = 1] Host IRQ6 interrupt is requested. [Setting condition] Writing 1 after reading IRQ6E3 = 0 3 IRQ11E2 0 R/W — Host IRQ11 Interrupt request when OBF2 is set by an ODR2 write. 0: Host IRQ11 Interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions] • Writing 0 to IRQ11E2 • LPC hardware reset, LPC software reset • Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [Clearing conditions] • Writing 0 to IRQ11E2 • LPC hardware reset, LPC software reset • Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1]	Bit	Bit Name	Initial Value	Slave	Host	Description
<ul> <li>when OBF3A is set by an ODR3 write.</li> <li>0: Host IRQ6 interrupt request by OBF3A and IRQ6E3 is disabled</li> <li>[Clearing conditions]</li> <li>Writing 0 to IRQ6E3</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]</li> <li>Host IRQ6 interrupt request by setting OBF3A to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ6 interrupt is requested.</li> <li>[Setting condition]</li> <li>Writing 1 after reading IRQ6E3 = 0</li> <li>3 IRQ11E2 0 R/W - Host IRQ11 Interrupt Enable 2</li> <li>Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write.</li> <li>0: Host IRQ11 Interrupt request by OBF2 and IRQ11E2</li> <li>UPC hardware reset, LPC software reset</li> <li>Clearing conditions]</li> <li>Writing 0 to IRQ11E2</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[Setting condition]</li> </ul>	4	IRQ6E3	0	R/W	_	Host IRQ6 Interrupt Enable 3
IRQ6E3 is disabled [Clearing conditions] Writing 0 to IRQ6E3 LPC hardware reset, LPC software reset Clearing OBF3A to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ6 interrupt request by setting OBF3A to 1 is enabled [When IEDIR = 1] Host IRQ6 interrupt is requested. [Setting condition] Writing 1 after reading IRQ6E3 = 0 3 IRQ11E2 0 R/W — Host IRQ11 Interrupt Enable 2 Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write. 0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions] Writing 0 to IRQ11E2 LPC hardware reset, LPC software reset Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						
<ul> <li>Writing 0 to IRQ6E3</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]</li> <li>Host IRQ6 interrupt request by setting OBF3A to 1 is enabled [When IEDIR = 1]</li> <li>Host IRQ6 interrupt is requested.</li> <li>[Setting condition]</li> <li>Writing 1 after reading IRQ6E3 = 0</li> <li>3 IRQ11E2 0 R/W — Host IRQ11 Interrupt Enable 2</li> <li>Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write.</li> <li>0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions]</li> <li>Writing 0 to IRQ11E2</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1]</li> <li>Host IRQ11 interrupt is requested.</li> </ul>						
<ul> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF3A to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]</li> <li>Host IRQ6 interrupt request by setting OBF3A to         <ol> <li>is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ6 interrupt is requested.</li> <li>[Setting condition]</li> <li>Writing 1 after reading IRQ6E3 = 0</li> </ol> </li> <li>IRQ11E2 0 R/W — Host IRQ11 Interrupt Enable 2         <ol> <li>Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write.</li> <li>Host IRQ11 Interrupt request by OBF2 and IRQ11E2 is disabled</li> <li>[Clearing conditions]</li> <li>Writing 0 to IRQ11E2</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>[When IEDIR = 0]</li> <li>Host IRQ11 interrupt request by setting OBF2 to             <ol> <li>is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt request by setting OBF2 to             <li>t is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt request by setting OBF2 to             <ol> <li>t is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt is requested.</li> </ol> </li> </li></ol></li></ol></li></ul>						[Clearing conditions]
<ul> <li>Clearing OBF3A to 0 (when IEDIR = 0)         <ol> <li>[When IEDIR = 0]                 Host IRQ6 interrupt request by setting OBF3A to                1 is enabled                 [When IEDIR = 1]                 Host IRQ6 interrupt is requested.                 [Setting condition]                 Writing 1 after reading IRQ6E3 = 0                 3</li></ol></li></ul>						Writing 0 to IRQ6E3
1: [When IEDIR = 0] Host IRQ6 interrupt request by setting OBF3A to 1 is enabled [When IEDIR = 1] Host IRQ6 interrupt is requested. [Setting condition] Writing 1 after reading IRQ6E3 = 0 3 IRQ11E2 0 R/W Host IRQ11 Interrupt Enable 2 Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write. 0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions] • Writing 0 to IRQ11E2 • LPC hardware reset, LPC software reset • Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						LPC hardware reset, LPC software reset
Host IRQ6 interrupt request by setting OBF3A to 1 is enabled [When IEDIR = 1] Host IRQ6 interrupt is requested. [Setting condition] Writing 1 after reading IRQ6E3 = 0 3 IRQ11E2 0 R/W — Host IRQ11 Interrupt Enable 2 Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write. 0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions] Writing 0 to IRQ11E2 LPC hardware reset, LPC software reset Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						• Clearing OBF3A to 0 (when IEDIR = 0)
1 is enabled       [When IEDIR = 1]         Host IRQ6 interrupt is requested.       [Setting condition]         Writing 1 after reading IRQ6E3 = 0       3         3       IRQ11E2 0       R/W         Host IRQ11 Interrupt Enable 2       Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write.         0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled       [Clearing conditions]         •       Writing 0 to IRQ11E2         •       LPC hardware reset, LPC software reset         •       Clearing OBF2 to 0 (when IEDIR = 0)         1: [When IEDIR = 0]       Host IRQ11 interrupt request by setting OBF2 to 1 is enabled         [When IEDIR = 1]       Host IRQ11 interrupt is requested.         [Setting condition]       [Setting condition]						1: [When IEDIR = 0]
Host IRQ6 interrupt is requested.         [Setting condition]         Writing 1 after reading IRQ6E3 = 0         3       IRQ11E2 0         R/W       Host IRQ11 Interrupt Enable 2         Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write.         0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled         [Clearing conditions]         •       Writing 0 to IRQ11E2         •       LPC hardware reset, LPC software reset         •       Clearing OBF2 to 0 (when IEDIR = 0)         1: [When IEDIR = 0]       Host IRQ11 interrupt request by setting OBF2 to 1 is enabled         [When IEDIR = 1]       Host IRQ11 interrupt is requested.         [Setting condition]       [Setting condition]						
[Setting condition] Writing 1 after reading IRQ6E3 = 0 3 IRQ11E2 0 R/W — Host IRQ11 Interrupt Enable 2 Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write. 0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions] Writing 0 to IRQ11E2 LPC hardware reset, LPC software reset Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						[When IEDIR = 1]
Writing 1 after reading IRQ6E3 = 0         3       IRQ11E2 0         R/W       Host IRQ11 Interrupt Enable 2         Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write.         0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled         [Clearing conditions]         Writing 0 to IRQ11E2         LPC hardware reset, LPC software reset         Clearing OBF2 to 0 (when IEDIR = 0)         1: [When IEDIR = 0]         Host IRQ11 interrupt request by setting OBF2 to 1 is enabled         [When IEDIR = 1]         Host IRQ11 interrupt is requested.						Host IRQ6 interrupt is requested.
<ul> <li>3 IRQ11E2 0 R/W — Host IRQ11 Interrupt Enable 2 Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write.</li> <li>0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions]</li> <li>Writing 0 to IRQ11E2</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]</li> </ul>						[Setting condition]
Enables or disables a host IRQ11 interrupt request when OBF2 is set by an ODR2 write. 0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled [Clearing conditions] • Writing 0 to IRQ11E2 • LPC hardware reset, LPC software reset • Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						Writing 1 after reading IRQ6E3 = 0
<ul> <li>when OBF2 is set by an ODR2 write.</li> <li>0: Host IRQ11 interrupt request by OBF2 and IRQ11E2 is disabled</li> <li>[Clearing conditions]</li> <li>Writing 0 to IRQ11E2</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt is requested.</li> <li>[Setting condition]</li> </ul>	3	IRQ11E2	0	R/W	—	Host IRQ11 Interrupt Enable 2
IRQ11E2 is disabled [Clearing conditions] • Writing 0 to IRQ11E2 • LPC hardware reset, LPC software reset • Clearing OBF2 to 0 (when IEDIR = 0) 1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						· · · ·
<ul> <li>Writing 0 to IRQ11E2</li> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0] <ul> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt is requested.</li> </ul> </li> <li>[Setting condition]</li> </ul>						· · ·
<ul> <li>LPC hardware reset, LPC software reset</li> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]</li> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt is requested.</li> <li>[Setting condition]</li> </ul>						[Clearing conditions]
<ul> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> <li>1: [When IEDIR = 0]         <ul> <li>Host IRQ11 interrupt request by setting OBF2 to 1 is enabled</li> <li>[When IEDIR = 1]</li> <li>Host IRQ11 interrupt is requested.</li> <li>[Setting condition]</li> </ul> </li> </ul>						Writing 0 to IRQ11E2
1: [When IEDIR = 0] Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						LPC hardware reset, LPC software reset
Host IRQ11 interrupt request by setting OBF2 to 1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						<ul> <li>Clearing OBF2 to 0 (when IEDIR = 0)</li> </ul>
1 is enabled [When IEDIR = 1] Host IRQ11 interrupt is requested. [Setting condition]						1: [When IEDIR = 0]
Host IRQ11 interrupt is requested. [Setting condition]						
[Setting condition]						[When IEDIR = 1]
						Host IRQ11 interrupt is requested.
Writing 1 after reading IRQ11E2 = 0						[Setting condition]
						Writing 1 after reading IRQ11E2 = 0

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
2	IRQ10E2	0	R/W		Host IRQ10 Interrupt Enable 2
					Enables or disables a host IRQ10 interrupt request when OBF2 is set by an ODR2 write.
					0: Host IRQ10 interrupt request by OBF2 and IRQ10E2 is disabled
					[Clearing conditions]
					Writing 0 to IRQ10E2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host IRQ10 interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR = 1]
					Host IRQ10 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ10E2 = 0
1	IRQ9E2	0	R/W	—	Host IRQ9 Interrupt Enable 2
					Enables or disables a host IRQ9 interrupt request when OBF2 is set by an ODR2 write.
					0: Host IRQ9 interrupt request by OBF2 and IRQ9E2 is disabled
					[Clearing conditions]
					Writing 0 to IRQ9E2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host IRQ9 interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR = 1]
					Host IRQ9 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ9E2 = 0

Section 15	Host Interface LPC Interface (LPC)
------------	------------------------------------

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
0	IRQ6E2	0	R/W	_	Host IRQ6 Interrupt Enable 2
					Enables or disables a host IRQ6 interrupt request when OBF2 is set by an ODR2 write.
					0: Host IRQ6 interrupt request by OBF2 and IRQ6E2 is disabled
					[Clearing conditions]
					Writing 0 to IRQ6E2
					LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR = 0)
					1: [When IEDIR = 0]
					Host IRQ6 interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR = 1]
					Host IRQ6 interrupt is requested.
					[Setting condition]
					Writing 1 after reading IRQ6E2 = 0



### 15.3.9 Host Interface Select Register (HISEL)

HISEL selects the function of bits 7 to 4 in STR3 and specifies the output of the host interrupt request signal of each frame.

		R/W		w	
Bit	Bit Name	Initial Value	Slave	Host	_ Description
7	SELSTR3	0	W	_	STR3 Register Function Select 3
					Selects the function of bits 7 to 4 in STR3 in combination with the TWRE bit in LADR3L. See description on STR3 in section 15.3.7, Status Registers 1 to 3 (STR1 to STR3), for details.
					0: Bits 7 to 4 in STR3 are status bits of the host interface.
					1: [When TWRE = 1]
					Bits 7 to 4 in STR3 are status bits of the host interface.
					[When TWRE = 0]
_					Bits 7 to 4 in STR3 are user bits.
6	SELIRQ11	0	W	—	SERIRQ Output Select
5	SELIRQ10	0	W	—	Selects the pin output status of host interrupt
4	SELIRQ9	-	W	—	requests (HIRQ11, HIRQ10, HIRQ9, HIRQ6, SMI, HIRQ12, and HIRQ1) of the LPC.
3	SELIRQ6	0	W	—	0: [When host interrupt request is cleared]
2	SELSMI	0	W	—	SERIRQ pin output is in the high-impedance
1	SELIRQ12	1	W	—	state.
0	SELIRQ1	1	W	—	[When host interrupt request is set]
					SERIRQ pin output is 0.
					1: [When host interrupt request is cleared]
					SERIRQ pin output is 0.
					[When host interrupt request is set]
					SERIRQ pin output is in the high-impedance state.

## 15.4 Operation

### 15.4.1 Host Interface Activation

The host interface is activated by setting one of bits LPC3E to LPC1E in HICR0 to 1 in singlechip mode. When the host interface is activated, the related I/O ports (ports 37 to 30, ports 83 and 82) function as dedicated host interface input/output pins. In addition, setting the FGA20E, PMEE, LSMIE, and LSCIE bits to 1 adds the related I/O ports (ports 81 and 80, ports PB0 and PB1) to the host interface's input/output pins.

Use the following procedure to activate the host interface after a reset release.

- 1. Read the signal line status and confirm that the LPC module can be connected. Also check that the LPC module is initialized internally.
- 2. When using channel 3, set LADR3 to determine the channel 3 I/O address and whether bidirectional data registers are to be used.
- 3. Set the enable bit (LPC3E to LPC1E) for the channel to be used.
- 4. Set the enable bits (GA20E, PMEE, LSMIE, and LSCIE) for the additional functions to be used.
- 5. Set the selection bits for other functions (SDWNE, IEDIR).
- 6. As a precaution, clear the interrupt flags (LRST, SDWN, ABRT, OBF). Read IDR or TWR15 to clear IBF.
- 7. Set interrupt enable bits (IBFIE3 to IBFIE1, ERRIE) as necessary.



### 15.4.2 LPC I/O Cycles

There are ten kinds of LPC transfer cycle: memory read, memory write, I/O read, I/O write, DMA read, DMA write, bus master memory read, bus master memory write, bus master I/O read, and bus master I/O write. Of these, the chip's LPC supports only I/O read and I/O write cycles.

An LPC transfer cycle is started when the  $\overline{\text{LFRAME}}$  signal goes low in the bus idle state. If the  $\overline{\text{LFRAME}}$  signal goes low when the bus is not idle, this means that a forced termination (abort) of the LPC transfer cycle has been requested.

In an I/O read cycle or I/O write cycle, transfer is carried out using LAD3 to LAD0 in the following order, in synchronization with LCLK. The host can be made to wait by sending back a value other than B'0000 in the slave's synchronization return cycle, but with the chip's LPC a value of B'0000 is always returned.

If the received address matches the host address in an LPC register (IDR, ODR, STR, TWR), the host interface enters the busy state; it returns to the idle state by output of a state count 12 turnaround. Register and flag changes are made at this timing, so in the event of a transfer cycle forced termination (abort) before state #12, registers and flags are not changed.

	I/O Re	ad Cycle		I/O Wr	ite Cycle	
State Count	Contents	Drive Source	Value (3 to 0)	Contents	Drive Source	Value (3 to 0)
1	Start	Host	0000	Start	Host	0000
2	Cycle type/direction	Host	0000	Cycle type/direction	Host	0010
3	Address 1	Host	Bits 15 to 12	Address 1	Host	Bits 15 to 12
4	Address 2	Host	Bits 11 to 8	Address 2	Host	Bits 11 to 8
5	Address 3	Host	Bits 7 to 4	Address 3	Host	Bits 7 to 4
6	Address 4	Host	Bits 3 to 0	Address 4	Host	Bits 3 to 0
7	Turnaround (recovery)	Host	1111	Data 1	Host	Bits 3 to 0
8	Turnaround	None	ZZZZ	Data 2	Host	Bits 7 to 4
9	Synchronization	Slave	0000	Turnaround (recovery)	Host	1111
10	Data 1	Slave	Bits 3 to 0	Turnaround	None	ZZZZ
11	Data 2	Slave	Bits 7 to 4	Synchronization	Slave	0000
12	Turnaround (recovery)	Slave	1111	Turnaround (recovery)	Slave	1111
13	Turnaround	None	ZZZZ	Turnaround	None	ZZZZ

### Renesas

The timing of the  $\overline{\text{LFRAME}}$ , LCLK, and LAD signals is shown in figures 15.2 and 15.3.




Figure 15.2 Typical **LFRAME** Timing




Figure 15.3 Abort Mechanism



#### 15.4.3 A20 Gate

The A20 gate signal can mask address A20 to emulate an addressing mode used by personal computers with an 8086\*-family CPU. A regular-speed A20 gate signal can be output under firmware control. The fast A20 gate function that is speeded up by hardware is enabled by setting the FGA20E bit to 1 in HICR0.

Note: An Intel microprocessor

**Regular A20 Gate Operation:** Output of the A20 gate signal can be controlled by an H'D1 command followed by data. When the slave processor (this LSI) receives data, it normally uses an interrupt routine activated by the IBF1 interrupt to read IDR1. At this time, firmware copies bit 1 of data following an H'D1 command and outputs it at the gate A20 pin.

**Fast A20 Gate Operation:** The internal state of GA20 output is initialized to 1 when FGA20E = 0. When the FGA20E bit is set to 1, P81/GA20 is used for output of a fast A20 gate signal. The state of the P81/GA20 pin can be monitored by reading the GA20 bit in HICR2.

The initial output from this pin will be a logic 1, which is the initial value. Afterward, the host processor can manipulate the output from this pin by sending commands and data. This function is only available via the IDR1 register. The host interface decodes commands input from the host. When an H'D1 host command is detected, bit 1 of the data following the host command is output from the GA20 output pin. This operation does not depend on firmware or interrupts, and is faster than the regular processing using interrupts. Table 15.3 shows the conditions that set and clear GA20 (P81). Figure 15.4 shows the GA20 output in flowchart form. Table 15.4 indicates the GA20 output signal values.

Table 15.3	GA20 (P81) Set/Clear Timing
------------	-----------------------------

Pin Name	Setting Condition	Clearing Condition
GA20 (P81)	When bit 1 of the data that follows an H'D1 host command is 1	When bit 1 of the data that follows an H'D1 host command is 0

### Renesas

Section 15 Host Interface LPC Interface (LPC)




Figure 15.4 GA20 Output



Data/Command	Internal CPU Interrupt Flag (IBF)	GA20 (P81)	Remarks
H'D1 command	0	Q	Turn-on sequence
1 data <sup>*1</sup>	0	1	
H'FF command	0	Q (1)	
H'D1 command	0	Q	Turn-off sequence
0 data <sup>*2</sup>	0	0	
H'FF command	0	Q (0)	
H'D1 command	0	Q	Turn-on sequence
1 data <sup>*1</sup>	0	1	(abbreviated form)
Command other than H'FF and H'D1	1	Q (1)	
H'D1 command	0	Q	Turn-off sequence
0 data <sup>*2</sup>	0	0	(abbreviated form)
Command other than H'FF and H'D1	1	Q (0)	
H'D1 command	0	Q	Cancelled sequence
Command other than H'D1	1	Q	
H'D1 command	0	Q	Retriggered sequence
H'D1 command	0	Q	
H'D1 command	0	Q	Consecutively executed
Any data	0	1/0	sequences
H'D1 command	0	Q (1/0)	
	H'D1 command1 data*1H'FF command0 data*2H'FF command0 data*1Command other than H'FF andH'D1H'D1 command0 data*1Command other than H'FF andH'D1H'D1 command0 data*2Command other than H'FF andH'D1H'D1 command0 data*2Command other than H'FF andH'D1H'D1 commandCommand other than H'FF andH'D1H'D1 commandH'D1 commandAny data	Data/CommandInterrupt Flag (IBF)H'D1 command01 data*10H'FF command00 data*200 data*101 data*101 data*101 data*10Command other than H'FF and H'D1 command10 data*200 data*201 data*101 data*201 data*201 data*101 data*101 data*101 data*201 data*201 data*201 data*301 data*3 <t< td=""><td>Data/CommandInterrupt Flag (IBF)GA20 (P81)H'D1 command0Q1 data*10Q (1)H'FF command0Q (1)H'D1 command0Q (0)H'FF command0Q (0)H'FF command0Q (0)H'D1 command0Q (0)H'D1 command0Q (1)H'D1 command0Q (1)H'D1 command0Q (1)H'D10Q (1)H'D1 command0Q (1)H'D1 command0Q (0)H'D1 command0Q (0)H'D1 command0Q (0)H'D1 command0QH'D1 command0Q</td></t<>	Data/CommandInterrupt Flag (IBF)GA20 (P81)H'D1 command0Q1 data*10Q (1)H'FF command0Q (1)H'D1 command0Q (0)H'FF command0Q (0)H'FF command0Q (0)H'D1 command0Q (0)H'D1 command0Q (1)H'D1 command0Q (1)H'D1 command0Q (1)H'D10Q (1)H'D1 command0Q (1)H'D1 command0Q (0)H'D1 command0Q (0)H'D1 command0Q (0)H'D1 command0QH'D1 command0Q

#### Table 15.4 Fast A20 Gate Output Signals

Notes: 1. Arbitrary data with bit 1 set to 1.

2. Arbitrary data with bit 1 cleared to 0.

#### 15.4.4 Host Interface Shutdown Function (LPCPD)

The host interface can be placed in the shutdown state according to the state of the  $\overline{\text{LPCPD}}$  pin. There are two kinds of host interface shutdown state: LPC hardware shutdown and LPC software shutdown. The LPC hardware shutdown state is controlled by the  $\overline{\text{LPCPD}}$  pin, while the software shutdown state is controlled by the SDWNB bit. In both states, the host interface enters the reset state by itself, and is no longer affected by external signals other than the  $\overline{\text{LRESET}}$  and  $\overline{\text{LPCPD}}$  signals.

Placing the slave processor in sleep mode or software standby mode is effective in reducing current dissipation in the shutdown state. If software standby mode is set, some means must be provided for exiting software standby mode before clearing the shutdown state with the  $\overline{LPCPD}$  signal.

If the SDWNE bit has been set to 1 beforehand, the LPC hardware shutdown state is entered at the same time as the  $\overline{LPCPD}$  signal falls, and prior preparation is not possible. If the LPC software shutdown state is set by means of the SDWNB bit, on the other hand, the LPC software shutdown state cannot be cleared at the same time as the rise of the  $\overline{LPCPD}$  signal. Taking these points into consideration, the following operating procedure uses a combination of LPC software shutdown and LPC hardware shutdown.

- 1. Clear the SDWNE bit to 0.
- 2. Set the ERRIE bit to 1 and wait for an interrupt by the SDWN flag.
- 3. When an ERRI interrupt is generated by the SDWN flag, check the host interface internal status flags and perform any necessary processing.
- 4. Set the SDWNB bit to 1 to set LPC software standby mode.
- 5. Set the SDWNE bit to 1 and make a transition to LPC hardware standby mode. The SDWNB bit is cleared automatically.
- 6. Check the state of the <u>LPCPD</u> signal to make sure that the <u>LPCPD</u> signal has not risen during steps 3 to 5. If the signal has risen, clear SDWNE to 0 to return to the state in step 1.
- 7. Place the slave processor in sleep mode or software standby mode as necessary.
- 8. If software standby mode has been set, exit software standby mode by some means independent of the LPC.
- 9. When a rising edge is detected in the LPCPD signal, the SDWNE bit is automatically cleared to 0. If the slave processor has been placed in sleep mode, the mode is exited by means of LRESET signal input, on completion of the LPC transfer cycle, or by some other means.

Table 15.5 shows the scope of the host interface pin shutdown.

Abbreviation	Port	Scope of Shutdown	I/O	Notes
LAD3 to LAD0	P33 to P30	0	I/O	Hi-Z
LFRAME	P34	0	Input	Hi-Z
LRESET	P35	×	Input	LPC hardware reset function is active
LCLK	P36	0	Input	Hi-Z
SERIRQ	P37	0	I/O	Hi-Z
LSCI	PB1	Δ	I/O	Hi-Z, only when LSCIE = 1
LSMI	PB0	Δ	I/O	Hi-Z, only when LSMIE = 1
PME	P80	Δ	I/O	Hi-Z, only when PMEE = 1
GA20	P81	Δ	I/O	Hi-Z, only when FGA20E = 1
CLKRUN	P82	0	Input	Hi-Z
LPCPD	P83	×	Input	Needed to clear shutdown state

 Table 15.5
 Scope of Host Interface Pin Shutdown

Legend:

O: Pin that is shutdown by the shutdown function

Δ: Pin that is shutdown only when the LPC function is selected by register setting

×: Pin that is not shutdown

In the LPC shutdown state, the LPC's internal state and some register bits are initialized. The order of priority of LPC shutdown and reset states is as follows.

1. System reset (reset by  $\overline{\text{STBY}}$  or  $\overline{\text{RES}}$  pin input, or WDT0 overflow)

- All register bits, including bits LPC3E to LPC1E, are initialized.

2. LPC hardware reset (reset by  $\overline{LRESET}$  pin input)

- LRSTB, SDWNE, and SDWNB bits are cleared to 0.

3. LPC software reset (reset by LRSTB)

— SDWNE and SDWNB bits are cleared to 0.

- 4. LPC hardware shutdown
  - SDWNB bit is cleared to 0.
- 5. LPC software shutdown

The scope of the initialization in each mode is shown in table 15.6.

#### Table 15.6 Scope of Initialization in Each Host Interface Mode

Items Initialized	System Reset	LPC Reset	LPC Shutdown
LPC transfer cycle sequencer (internal state), LPCBSY and ABRT flags	Initialized	Initialized	Initialized
SERIRQ transfer cycle sequencer (internal state), CLKREQ and IRQBSY flags	Initialized	Initialized	Initialized
Host interface flags (IBF1, IBF2, IBF3A, IBF3B, MWMF, C/D1, C/D2, C/D3, OBF1, OBF2, OBF3A, OBF3B, SWMF, DBU), GA20 (internal state)	Initialized	Initialized	Retained
Host interrupt enable bits (IRQ1E1, IRQ12E1, SMIE2, IRQ6E2, IRQ9E2 to IRQ11E2, SMIE3B, SMIE3A, IRQ6E3, IRQ9E3 to IRQ11E3), Q/C flag, SELREQ bit	Initialized	Initialized	Retained
LRST flag	Initialized (0)	Can be set/cleared	Can be set/cleared
SDWN flag	Initialized (0)	Initialized (0)	Can be set/cleared
LRSTB bit	Initialized (0)	HR: 0 SR: 1	0 (can be set)
SDWNB bit	Initialized (0)	Initialized (0)	HS: 0 SS: 1
SDWNE bit	Initialized (0)	Initialized (0)	HS: 1 SS: 0 or 1
Host interface operation control bits (LPC3E to LPC1E, FGA20E, LADR3, IBFIE1 to IBFIE3, PMEE, PMEB, LSMIE, LSMIB, LSCIE, LSCIB, TWRE, SELSTR3, SELIRQ1, SELSMI, SELIRQ6, SELIRQ9, SELIRQ10, SELIRQ11, SELIRQ12)	Initialized	Retained	Retained
LRESET signal	Input (port	Input	Input
LPCPD signal	function	Input	Input
LAD3 to LAD0, LFRAME, LCLK, SERIRQ, CLKRUN signals		Input	Hi-Z
PME, LSMI, LSCI, GA20 signals (when function is selected)	-	Output	Hi-Z
PME, LSMI, LSCI, GA20 signals (when function is not selected)	-	Port function	Port function

Note: System reset: Reset by STBY input, RES input, or WDT overflow LPC reset: Reset by LPC hardware reset (HR) or LPC software reset (SR) LPC shutdown: Reset by LPC hardware shutdown (HS) or LPC software shutdown (SS)

Figure 15.5 shows the timing of the  $\overline{\text{LPCPD}}$  and  $\overline{\text{LRESET}}$  signals.





Figure 15.5 Power-Down State Termination Timing

#### 15.4.5 Host Interface Serialized Interrupt Operation (SERIRQ)

A host interrupt request can be issued from the host interface by means of the SERIRQ pin. In a host interrupt request via the SERIRQ pin, LCLK cycles are counted from the start frame of the serialized interrupt transfer cycle generated by the host or a peripheral function, and a request signal is generated by the frame corresponding to that interrupt. The timing is shown in figure 15.6.



#### Figure 15.6 SERIRQ Timing

The frame configuration of the serialized interrupt transfer cycle is as follows. Two of the states comprising each frame are the recover state in which the SERIRQ signal is returned to the 1-level at the end of the frame, and the turnaround state in which the SERIRQ signal is not driven. The recover state must be driven by the host or slave processor that was driving the preceding state.



	Serial II	iterrupt Trar	ister Cycle	
Frame Count	Contents	Drive Source	Number of States	– Notes
0	Start	Slave Host	6	In quiet mode only, slave drive possible in first state, then next 3 states 0-driven by host
1	IRQ0	Slave	3	
2	IRQ1	Slave	3	Drive possible in LPC channel 1
3	SMI	Slave	3	Drive possible in LPC channels 2 and 3
4	IRQ3	Slave	3	
5	IRQ4	Slave	3	
6	IRQ5	Slave	3	
7	IRQ6	Slave	3	Drive possible in LPC channels 2 and 3
8	IRQ7	Slave	3	
9	IRQ8	Slave	3	
10	IRQ9	Slave	3	Drive possible in LPC channels 2 and 3
11	IRQ10	Slave	3	Drive possible in LPC channels 2 and 3
12	IRQ11	Slave	3	Drive possible in LPC channels 2 and 3
13	IRQ12	Slave	3	Drive possible in LPC channel 1
14	IRQ13	Slave	3	
15	IRQ14	Slave	3	
16	IRQ15	Slave	3	
17	IOCHCK	Slave	3	
18	Stop	Host	Undefined	First, 1 or more idle states, then 2 or 3 states 0-driven by host 2 states: Quiet mode next 3 states: Continuous mode next

Serial Interrunt Transfer Cycle

There are two modes—continuous mode and quiet mode—for serialized interrupts. The mode initiated in the next transfer cycle is selected by the stop frame of the serialized interrupt transfer cycle that ended before that cycle.

In continuous mode, the host initiates host interrupt transfer cycles at regular intervals. In quiet mode, the slave processor with interrupt sources requiring a request can also initiate an interrupt transfer cycle, in addition to the host. In quiet mode, since the host does not necessarily initiate interrupt transfer cycles, it is possible to suspend the clock (LCLK) supply and enter the power-

down state. In order for a slave to transfer an interrupt request in this case, a request to restart the clock must first be issued to the host. For details, see section 15.4.6, Host Interface Clock Start Request (CLKRUN).

#### 15.4.6 Host Interface Clock Start Request (CLKRUN)

A request to restart the clock (LCLK) can be sent to the host processor by means of the  $\overline{\text{CLKRUN}}$  pin. With LPC data transfer and SERIRQ in continuous mode, a clock restart is never requested since the transfer cycles are initiated by the host. With SERIRQ in quiet mode, when a host interrupt request is generated the  $\overline{\text{CLKRUN}}$  signal is driven and a clock (LCLK) restart request is sent to the host. The timing for this operation is shown in figure 15.7.




Figure 15.7 Clock Start Request Timing

Cases other than SERIRQ in quiet mode when clock restart is required must be handled with a different protocol, using the  $\overline{PME}$  signal, etc.



# 15.5 Interrupt Sources

#### 15.5.1 IBFI1, IBFI2, IBFI3, and ERRI

The host interface has four interrupt requests for the slave processor (this LSI): IBF1 to IBF3, and ERRI. IBF11 to IBF13 are IDR receive complete interrupts for IDR1 to IDR3 and TWR, respectively. The ERRI interrupt indicates the occurrence of a special state such as an LPC reset, LPC shutdown, or transfer cycle abort. An interrupt request is enabled by setting the corresponding enable bit.

Interrupt	Description
IBFI1	When IBFIE1 is set to 1 and IDR1 reception is completed
IBFI2	When IBFIE2 is set to 1 and IDR2 reception is completed
IBFI3	When IBFIE3 is set to 1 and IDR3 reception is completed, or when TWRE and IBFIE3 are set to 1 and reception is completed up to TWR15
ERRI	When ERRIE is set to 1 and one of LRST, SDWN and ABRT is set to 1

 Table 15.8
 Receive Complete Interrupts and Error Interrupt

## 15.5.2 SMI, HIRQ1, HIRQ6, HIRQ9, HIRQ10, HIRQ11, and HIRQ12

The host interface can request seven kinds of host interrupt by means of SERIRQ. HIRQ1 and HIRQ12 are used on LPC channel 1 only, while SMI, HIRQ6, HIRQ9 to HIRQ11 can be requested from LPC channel 2 or 3.

There are two ways of clearing a host interrupt request.

When the IEDIR bit is cleared to 0 in SIRQCR0, host interrupt sources and LPC channels are all linked to the host interrupt request enable bits. When the OBF flag is cleared to 0 by a read of ODR or TWR15 by the host in the corresponding LPC channel, the corresponding host interrupt enable bit is automatically cleared to 0, and the host interrupt request is cleared.

When the IEDIR bit is set to 1 in SIRQCR0, LPC channel 2 and 3 interrupt requests are dependent only upon the host interrupt enable bits. The host interrupt enable bit is not cleared when OBF for channel 2 or 3 is cleared. Therefore, SMIE2, SMIE3A and SMIE3B, IRQ6E2 and IRQ6E3, IRQ9E2 and IRQ9E3, IRQ10E2 and IRQ10E3, and IRQ11E2 and IRQ11E3 lose their respective functional differences. In order to clear a host interrupt request, it is necessary to clear the host interrupt enable bit.

Table 15.9 summarizes the methods of setting and clearing these bits, and Figure 15.8 shows the processing flowchart.

Host Interrupt	Setting Condition	Clearing Condition		
HIRQ1 (independent from IEDIR)	Internal CPU writes to ODR1, then reads 0 from bit IRQ1E1 and writes 1	Internal CPU writes 0 to bit IRQ1E1, or host reads ODR1		
HIRQ12 (independent from IEDIR)	Internal CPU writes to ODR1, then reads 0 from bit IRQ12E1 and writes 1	Internal CPU writes 0 to bit IRQ12E1, or host reads ODR1		
SMI	Internal CPU	Internal CPU		
(IEDIR = 0)	• writes to ODR2, then reads 0 from bit SMIE2 and writes 1	<ul> <li>writes 0 to bit SMIE2, or host reads ODR2</li> </ul>		
	• writes to ODR3, then reads 0 from bit SMIE3A and writes 1	• writes 0 to bit SMIE3A, or host reads ODR3		
	<ul> <li>writes to TWR15, then reads 0 from bit SMIE3B and writes 1</li> </ul>	<ul> <li>writes 0 to bit SMIE3B, or host reads TWR15</li> </ul>		
SMI	Internal CPU	Internal CPU		
(IEDIR = 1)	• reads 0 from bit SMIE2, then writes 1	• writes 0 to bit SMIE2		
	• reads 0 from bit SMIE3A, then writes	• writes 0 to bit SMIE3A		
	1	• writes 0 to bit SMIE3B		
	<ul> <li>reads 0 from bit SMIE3B, then writes</li> <li>1</li> </ul>			
HIRQi	Internal CPU	Internal CPU		
(i = 6, 9 to 11) (IEDIR = 0)	• writes to ODR2, then reads 0 from bit IRQiE2 and writes 1	<ul> <li>writes 0 to bit IRQiE2, or host reads ODR2</li> </ul>		
	<ul> <li>writes to ODR3, then reads 0 from bit IRQiE3 and writes 1</li> </ul>	<ul> <li>CPU writes 0 to bit IRQiE3, or host reads ODR3</li> </ul>		
HIRQi	Internal CPU	Internal CPU		
(i = 6, 9  to  11)	• reads 0 from bit IRQiE2, then writes 1	• writes 0 to bit IRQiE2		
(IEDIR = 1)	• reads 0 from bit IRQiE3, then writes 1	writes 0 to bit IRQiE3		

#### Table 15.9 HIRQ Setting and Clearing Conditions




Figure 15.8 HIRQ Flowchart (Example of Channel 1)

## 15.6 Usage Notes

#### 15.6.1 Module Stop Mode Setting

LPC operation can be enabled or disabled using the module stop control register. The initial setting is for LPC operation to be halted. Register access is enabled by canceling module stop mode. For details, refer to section 19, Power-Down Modes.

#### 15.6.2 Notes on Using Host Interface

The host interface provides buffering of asynchronous data from the host processor and slave processor (this LSI), but an interface protocol that uses the flags in STR must be followed to avoid data contention. For example, if the host and slave processor both try to access IDR or ODR at the same time, the data will be corrupted. To prevent simultaneous accesses, IBF and OBF must be used to allow access only to data for which writing has finished.

Unlike the IDR and ODR registers, the transfer direction is not fixed for the bidirectional data registers (TWR). MWMF and SWMF are provided in STR to handle this situation. After writing to TWR0, MWMF and SWMF must be used to confirm that the write authority for TWR1 to TWR15 has been obtained.

Table 15.10 shows host address examples for LADR3 and registers, IDR3, ODR3, STR3, TWR0MW, TWR0SW, and TWR1 to TWR15 when LADR3 = H'A24F and LADR3 = H'3FD0.

Register	Host Address when LADR3 = H'A24F	Host Address when LADR3 = H'3FD0
IDR3	H'A24A and H'A24E	H'3FD0 and H'3FD4
ODR3	H'A24A	H'3FD0
STR3	H'A24E	H'3FD4
TWR0MW	H'A250	H'3FC0
TWR0SW	H'A250	H'3FC0
TWR1	H'A251	H'3FC1
TWR2	H'A252	H'3FC2
TWR3	H'A253	H'3FC3
TWR4	H'A254	H'3FC4
TWR5	H'A255	H'3FC5
TWR6	H'A256	H'3FC6
TWR7	H'A257	H'3FC7
TWR8	H'A258	H'3FC8
TWR9	H'A259	H'3FC9
TWR10	H'A25A	H'3FCA
TWR11	H'A25B	H'3FCB
TWR12	H'A25C	H'3FCC
TWR13	H'A25D	H'3FCD
TWR14	H'A25E	H'3FCE
TWR15	H'A25F	H'3FCF

#### Table 15.10 Host Address Example

# Section 16 RAM

This LSI has an on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling one-state access by the CPU to both byte data and word data.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control register (SYSCR). For details on SYSCR, refer to section 3.2.2, System Control Register (SYSCR).

Product Classification		RAM Capacitance	RAM Address
Flash memory version	H8S/2110B	2 kbytes	H'E880 to H'EFFF, H'FF00 to H'FF7F



# Section 17 ROM

This LSI has an on-chip ROM (flash memory or masked ROM). The features of the flash memory are summarized below.

A block diagram of the flash memory is shown in figure 17.1.

# 17.1 Features

#### • Size

Product Classification	ROM Capacitance	ROM Address
H8S/2110B	64 kbytes	H'000000 to H'00FFFF (mode 2) H'0000 to H'DFFF (mode 3)

• Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows:

- 8 k6bytes  $\times$  2 blocks, 16 kbytes  $\times$  1 block, 28 kbytes  $\times$  1 block, and 1 kbyte  $\times$  4 blocks

To erase the entire flash memory, each block must be erased in turn.

• Programming/erase time

It takes 10 ms (typ.) to program the flash memory 128 bytes at a time; 80  $\mu$ s (typ.) per 1 byte. Erasing one block takes 100 ms (typ.).

• Reprogramming capability

The flash memory can be reprogrammed up to 100 times.

- Two flash memory on-board programming modes
  - Boot mode
  - User program mode

On-board programming/erasing can be done in boot mode in which the boot program built into the chip is started for erase or programming of the entire flash memory. In user program mode, individual blocks can be erased or programmed.

• Automatic bit rate adjustment

With data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.

Programming/erasing protection

Sets protection against flash memory programming/erasing via hardware, software, or error protection.

• Programmer mode

In addition to on-board programming mode, programmer mode is supported to program or erase the flash memory using a PROM programmer.




Figure 17.1 Block Diagram of Flash Memory



# **17.2 Mode Transitions**

When the mode pins are set in the reset state and a reset-start is executed, this LSI enters an operating mode as shown in figure 17.2. In user mode, flash memory can be read but not programmed or erased. The boot, user program, and programmer modes are provided as modes to write and erase the flash memory.

The differences between boot mode and user program mode are shown in table 17.1. Figure 17.3 shows the boot mode and figure 17.4 shows the user program mode.




Figure 17.2 Flash Memory State Transitions

#### Table 17.1 Differences between Boot Mode and User Program Mode


	Boot Mode	User Program Mode
Total erase	Yes	Yes
Block erase	No	Yes
Programming control program*	Program/program-verify	Program/program-verify
		Erase/erase-verify

Note: \* Should be provided by the user, in accordance with the recommended algorithm.


- 1. Initial state The flash memory is erased at shipment. The following describes how to write over an old-version application program or data in the flash memory. The user should prepare the programming control program and new application program beforehand in the host. area <Host> Programming control program New application program <This LSI> <This LSI> SCI Boot program <Flash memory> <RAM> Application Application program program (old version) (old version) 3. Flash memory initialization The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks. <Host> New application program <This LSI> <This LSI> SCI Boot program <Flash memory> <RAM> program New application Flash memory Programming program erase control program
  - Figure 17.3 Boot Mode

#### 2. SCI communication check

When boot mode is entered, the boot program in this LSI (originally incorporated in the chip) is started and SCI communication is checked. Then the boot program required for flash memory erasing is automatically transferred to the RAM boot program




4. Writing new application program The programming control program transferred from the host to RAM via SCI communication is executed, and the new application program in the host is written into the flash memory.





- 1. Initial state
  - (1) The program that will transfer the programming/erase control program from flash memory to on-chip RAM should be written into the flash memory by the user beforehand.
  - (2) The programming/erase control program should be prepared in the host or in the flash memory.




the flash memory is initialized (to H'FF). Erasing can be

performed in block units, but not in byte units.

3. Flash memory initialization

2. Programming/erase control program transfer The transfer program in the flash memory is executed and the programming/erase control program is transferred to RAM.



4. Writing new application program The programming/erase program in RAM is executed, and

Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.




Figure 17.4 User Program Mode (Example)

# **17.3** Block Configuration

Figure 17.5 shows the block configuration of flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 8 kbytes (2 blocks), 16 kbytes (1 block), 28 kbytes (1 block), and 1 kbyte (4 blocks). Erasing is performed in these divided units. Programming is performed in 128-byte units starting from an address whose lower bits are H'00 or H'80.

EB0	H'000000 ¦	H'000001	H'000002	Programming unit: 128 bytes —	H'00007F
Erase unit: 1 kbyte	~				-
1	H'000380	H'000381	H'000382		H'0003FF
EB1	H'000400	H'000401	H'000402	← Programming unit: 128 bytes →	H'00047F
Erase unit: 1 kbyte					
1	H'000780	H'000781	H'000782		H'0007FF
EB2	H'000800	H'000801	H'000802	← Programming unit: 128 bytes →	H'00087F
Erase unit: 1 kbyte	~ ¦				
1	H'000B80	H'000B81	H'000B82		H'000BFF
EB3	H'000C00	H'000C01	H'000C02	← Programming unit: 128 bytes →	H'000C7F
Erase unit: 1 kbyte	~ !				- -
1	H'000F80	H'000F81	H'000F82		H'000FFF
EB4	H'001000	H'001001	H'001002	← Programming unit: 128 bytes →	H'00107F
Erase unit: 28 kbytes	~				
1	H'007F80	H'007F81	H'007F82		H'007FFF
EB5	H'008000	H'008001	H'008002	← Programming unit: 128 bytes→	H'00807F
Erase unit: 16 kbytes	*				
1	H'00BF80	H'00BF81	H'00BF82		H'00BFFF
EB6	H'00C000	H'00C001	H'00C002	← Programming unit: 128 bytes→	H'00C07F
Erase unit: 8 kbytes	~				<u> </u>
1	H'00DF80	H'00DF81	H'00DF82		H'00DFFF
EB7	H'00E000	H'00E001	H'00E002	← Programming unit: 128 bytes →	H'00E07F
Erase unit: 8 kbytes	≈				, ,
,	H'00FE80	H'00FF81	H'00FF82		H'00FFFF

Figure 17.5 Flash Memory Block Configuration



# 17.4 Input/Output Pins

The flash memory is controlled by means of the pins shown in table 17.2.

Pin Name	I/O	Function
RES	Input	Reset
MD1	Input	Sets this LSI's operating mode
MD0	Input	Sets this LSI's operating mode
P92	Input	Sets this LSI's operating mode
P91	Input	Sets this LSI's operating mode
P90	Input	Sets this LSI's operating mode
TxD1	Output	Serial transmit data output
RxD1	Input	Serial receive data input

#### Table 17.2Pin Configuration

# **17.5** Register Descriptions

The flash memory has the following registers. To access FLMCR1, FLMCR2, EBR1, or EBR2, the FLSHE bit in the serial/timer control register (STCR) should be set to 1. For details on the serial/timer control register, refer to section 3.2.3, Serial Timer Control Register (STCR).

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Erase block register 2 (EBR2)

#### 17.5.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1, used together with FLMCR2, makes the flash memory transit to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 17.8, Flash Memory Programming/Erasing.FLMCR1 is initialized to H'80 by a reset, or in hardware standby mode, software standby mode, sub-active mode, sub-sleep mode, or watch mode.

Bit	Bit Name	Initial Value	R/W	Description
7	FWE	1	R	Flash Write Enable
				Controls programming/erasing of on-chip flash memory. This bit is always read as 0, and cannot be modified.
6	SWE	0	R/W	Software Write Enable
				When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, the EV, PV, E, and P bits in this register, the ESU and PSU bits in FLMCR2, and all EBR1 and EBR2 bits cannot be set to 1. Do not clear these bits and SWE to 0 simultaneously.
5, 4	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1 while SWE = 1, the flash memory transits to erase-verify mode. When it is cleared to 0, erase-verify mode is cancelled.
2	PV	0	R/W	Program-Verify
				When this bit is set to 1 while SWE = 1, the flash memory transits to program-verify mode. When it is cleared to 0, program-verify mode is cancelled.
1	E	0	R/W	Erase
				When this bit is set to 1 while SWE = 1 and ESU = 1, the flash memory transits to erase mode. When it is cleared to 0, erase mode is cancelled.
0	Р	0	R/W	Program
				When this bit is set to 1 while SWE = 1 and PSU = 1, the flash memory transits to program mode. When it is cleared to 0, program mode is cancelled.

#### 17.5.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 monitors the state of flash memory programming/erasing protection (error protection) and sets up the flash memory to transit to programming/erasing mode. FLMCR2 is initialized to H'00 by a reset or in hardware standby mode. The ESU and PSU bits are cleared to 0 in software standby mode, sub-active mode, sub-sleep mode, or watch mode, or when the SWE bit in FLMCR1 is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash memory error
				Indicates that an error has occurred during flash memory programming/erasing. When this bit is set to 1, flash memory goes to the error-protection state.
				For details, see section 17.9.3, Error Protection.
6 to 2	—	All 0	R/(W)	Reserved
				The initial values should not be modified.
1	ESU	0	R/W	Erase Setup
				When this bit is set to 1 while SWE = 1, the flash memory transits to the erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting the E bit in FLMCR1 to 1.
0	PSU	0	R/W	Program Setup
				When this bit is set to 1 while SWE = 1, the flash memory transits to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1 to 1.

#### 17.5.3 Erase Block Registers 1 and 2 (EBR1, EBR2)

EBR1 and EBR2 are used to specify the flash memory erase block. EBR1 and EBR2 are initialized to H'00 by a reset, or in hardware standby mode, software standby mode, sub-active mode, sub-sleep mode, or watch mode, or when the SWE bit in FLMCR1 is cleared to 0. Set only one bit to 1 at a time, otherwise all bits in EBR1 and EBR2 are automatically cleared to 0.

#### • EBR1

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R/(W)	Reserved
				The initial values should not be modified.
• EBF	R2			
Bit	Bit Name	Initial Value	R/W	Description
7	EB7	0	R/W*	When this bit is set to 1, 8 kbytes of EB7 (H'00E000 to H'00FFFF) are to be erased.
6	EB6	0	R/W	When this bit is set to 1, 8 kbytes of EB6 (H'00C000 to H'00DFFF) are to be erased.
5	EB5	0	R/W	When this bit is set to 1, 16 kbytes of EB5 (H'008000 to H'00BFFF) are to be erased.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of EB4 (H'001000 to H'007FFF) are to be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of EB3 (H'000C00 to H'000FFF) is to be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of EB2 (H'000800 to H'000BFF) is to be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of EB1 (H'000400 to H'0007FF) is to be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of EB0 (H'000000 to H'0003FF) is to be erased.

Note: \* In normal mode, this bit is always read as 0 and cannot be modified.

# 17.6 Operating Modes

The flash memory is connected to the CPU via a 16-bit data bus, enabling byte data and word data to be accessed in a single state. Even addresses are connected to the upper 8 bits and odd addresses are connected to the lower 8 bits. Note that word data must start from an even address.

In normal mode (mode 3), up to 56 kbytes of ROM can be used.

Operating Mode	S		Mode I	Pins	
MCU Operating Mode	CPU Operating Mode	Mode	MD1	MD0	On-Chip ROM
Mode 2	Advanced	Single-chip mode	1	0	Enabled (64 kbytes)
Mode 3	Normal	Single-chip mode	1	1	Enabled (56 kbytes)

#### Table 17.3 Operating Modes and ROM

# 17.7 On-Board Programming Modes

An on-board programming mode is used to perform on-chip flash memory programming, erasing, and verification. This LSI has two on-board programming modes: boot mode and user program mode. Table 17.4 shows pin settings for boot mode. In user program mode, operation by software is enabled by setting control bits. For details on flash memory mode transitions, see figure 17.2.

 Table 17.4
 On-Board Programming Mode Settings

Mode Setting		MD1	MD0	P92	P91	P90
Boot mode		0	0	1*	1*	1*
User program	Mode 2 (advanced mode)	1	0	_		_
mode	Mode 3 (normal mode)	1	1	_		_

Note: \* Can be used as an I/O port after the boot mode activation.

#### 17.7.1 Boot Mode

Table 17.5 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 17.8, Flash Memory Programming/Erasing. In boot mode, if any data exists in the flash memory (except in the case that all data are 1), all blocks in the flash memory are erased. Use boot mode at initial writing in the on-board state, or forced recovery when user program mode cannot be executed because the program to be initiated in user program mode was mistakenly erased.
- 2. The SCI\_1 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity.
- 3. When the boot program is initiated, this LSI measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. This LSI then calculates the bit rate of transmission from the host, and adjusts the SCI\_1 bit rate to match that of the host. The reset should end with the RxD1 pin high. The RxD1 and TxD1 pins should be pulled up on the board if necessary. After the reset ends, it takes approximately 100 states before this LSI is ready to measure the low-level period.
- 4. After matching the bit rates, this LSI transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to this LSI. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and this LSI. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 17.6.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. Addresses H'FFE080 to H'FFE87F\*<sup>1</sup> is the area to which the programming control program is transferred from the host. Note, however, that ID codes are assigned to addresses H'FFE080 to H'FFE087. The boot program area cannot be used until the execution state in boot mode switches to the programming control program. Figure 17.6 shows the on-chip RAM area in boot mode.
- 6. Before branching to the programming control program (H'FFE088 in the RAM area), this LSI terminates transfer operations by the SCI\_1 (by clearing the RE and TE bits in SCR to 0), but the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TxD1 pin is in high-level output state. The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, since the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.


- 7. Boot mode can be cleared by a reset. Cancel the reset<sup>\*2</sup> after driving the reset pin low, waiting at least 20 states, and then setting the mode pins. Boot mode is also cleared when a WDT overflow occurs.
- 8. Do not change the mode pin input levels in boot mode.
- 9. All interrupts are disabled during programming or erasing of the flash memory.
- Notes: 1. This area is reserved for boot mode. Do not use this area for any other purpose.
  - 2. After reset is cancelled, mode pin input settings must satisfy the mode programming setup time ( $t_{MDS} = 4$  states).

#### Table 17.5 Boot Mode Operation

Item	Host Operation	Communications Contents	LSI Operation
lte	Processing Contents		Processing Contents
Boot mode start			Branches to boot program at reset-start. Boot program start
Bit rate adjustment	Continuously transmits data H'00 at specified bit rate.	H'00, H'00 · · · · H'00 H'00 H'55 H'AA	<ul> <li>Measures low-level period of receive data H'00.</li> <li>Calculates bit rate and sets it in BRR of SCI_1.</li> <li>Transmits data H'00 to host as adjustment end indication.</li> <li>After receiving data H'55, transmits data H'A to host.</li> </ul>
Transfer of programming control program	Transmits number of bytes (N) of programming control program to be transferred as 2-byte data (low-order byte following high-order byte). Transmits 1-byte of programming control program (repeated for N times).	High-order byte and low-order byte Echoback H'XX Echoback	Echobacks the 2-byte data received to host. Echobacks received data to host and also transfers it to RAM (repeated for N times).
Flash memory erase	Boot program erase error Receives data H'AA. ◄	H'FF H'AA	<ul> <li>Checks flash memory data, erases all flash memory blocks in case of written data existing, and transmits data H'AA to host. (If erase could not be done, transmits data</li> <li>H'FF to host and aborts operation.)</li> </ul>
			Branches to programming control program transferred to on-chip RAM and starts execution.

# Table 17.6 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate Is Possible Possible

Host Bit Rate	System Clock Frequency Range of LSI	
19200 bps	8 to 10 MHz	
9600 bps	4 to 10 MHz	
4800 bps	2 to 10 MHz	



#### Figure 17.6 On-Chip RAM Area in Boot Mode

In boot mode, this LSI checks the contents of the 8-byte ID code area as shown below to confirm that the programming control program corresponds with this LSI. To originally write a programming control program to be used in boot mode, the above 8-byte ID code must be added at the beginning of the program.

H'FFE080	40	FE	64	66	32	31	31	30
	↑ (Pro	duct ID)						
H'FFE088		Instruction codes of the programming control program						

#### Figure 17.7 ID Code Area

#### 17.7.2 User Program Mode

On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program which provides the user program/erase control program from external memory. Because the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as like in boot mode. Figure 17.8 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 17.8, Flash Memory Programming/Erasing.




Figure 17.8 Programming/Erasing Flowchart Example in User Program Mode



# 17.8 Flash Memory Programming/Erasing


A software method, using the CPU, is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 and FLMCR2 settings, the flash memory operates in one of the following four modes: program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 17.8.1, Program/Program-Verify and section 17.8.2, Erase/Erase-Verify, respectively.

#### 17.8.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 17.9 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting this LSI to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: a 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation and additional programming data computation according to figure 17.9.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Figure 17.9 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. The overflow cycle should be longer than  $(y + z2 + \alpha + \beta) \mu s$ .
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 2 bits are B'00. Verify data can be read in words from the address to which a dummy write was performed.

8. The maximum number of repetitions of the program/program-verify sequence to the same bit is (N).



#### Figure 17.9 Program/Program-Verify Flowchart




#### 17.8.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 17.10 should be followed.

- 1. Prewriting (setting erase block data to all 0) is not necessary.
- 2. Erasing is performed in block units. Make only a single-block specification in erase block registers 1 and 2 (EBR1 and EBR2). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately  $(y + z + \alpha + \beta)$  ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower two bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
- 6. If the read data is unerased, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is N.

Section 17 ROM



#### Figure 17.10 Erase/Erase-Verify Flowchart

Rev. 2.00 Mar 21, 2006 page 428 of 518 REJ09B0299-0200

# 17.9 Program/Erase Protection

There are three kinds of flash memory program/erase protection: hardware protection, software protection, and error protection.

#### 17.9.1 Hardware Protection

Hardware protection is a state in which programming/erasing of flash memory is forcibly disabled or aborted by a reset (including WDT overflow reset), or a transition to hardware standby mode, software standby mode, sub-active mode, sub-sleep mode or watch mode. Flash memory control registers 1 and 2 (FLMCR1 and FLMCR2) and erase block registers 1 and 2 (EBR1 and EBR2) are initialized. In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section.

#### 17.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1 to 0. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block registers 1 and 2 (EBR1 and EBR2), erase protection can be set for individual blocks. When EBR1 and EBR2 are set to H'00, erase protection is set for all blocks.

#### 17.9.3 Error Protection

In error protection, an error is detected when the CPU's runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling (excluding a reset) during programming/erasing
- When a SLEEP instruction is executed (transits to software standby mode, sleep mode, subactive mode, sub-sleep mode, or watch mode) during programming/erasing

The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained, but program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be entered by setting the P or E bit to 1. However, because the PV and EV bit settings are retained, a transition to verify mode can be made. The error protection state can be cancelled by a reset or in hardware standby mode.

# 17.10 Interrupts during Flash Memory Programming/Erasing

In order to give the highest priority to programming/erasing operations, disable all interrupts including NMI input during flash memory programming/erasing (the P or E bit in FIMCR1 is set to 1) or boot program execution\*<sup>1</sup>.

- 1. If an interrupt is generated during programming/erasing, operation in accordance with the program/erase algorithm is not guaranteed.
- 2. CPU runaway may occur because normal vector reading cannot be performed in interrupt exception handling during programming/erasing\*<sup>2</sup>.
- 3. If an interrupt occurs during boot program execution, the normal boot mode sequence cannot be executed.
- Notes: 1. Interrupt requests must be disabled inside and outside the CPU until the programming control program has completed programming.
  - 2. The vector may not be read correctly for the following two reasons:

If flash memory is read while being programmed or erased (while the P or E bit in FLMCR1 is set to 1), correct read data will not be obtained (undefined values will be returned).

If the interrupt entry in the vector table has not been programmed yet, interrupt exception handling will not be executed correctly.



### 17.11 Programmer Mode

In programmer mode, the on-chip flash memory can be programmed/erased by a PROM programmer via a socket adapter, just like for a discrete flash memory. Use a PROM programmer that supports the Renesas 64-kbyte flash memory on-chip MCU device\*. Figure 17.11 shows a memory map in programmer mode.

Note: \* Set the programming voltage of the PROM programmer to 3.3V.




Figure 17.11 Memory Map in Programmer Mode

### 17.12 Usage Notes

The following lists notes on the use of on-board programming modes and programmer mode.

1. Perform programming/erasing with the specified voltage and timing.

If a voltage higher than the rated voltage is applied, the product may be fatally damaged. Use a PROM programmer that supports the Renesas 64-kbyte flash memory on-chip MCU device at 3.3 V. Do not set the programmer to HN28F101 or the programming voltage to 5.0 V.

2. Notes on power on/off

At powering on or off the Vcc power supply, fix the  $\overline{\text{RES}}$  pin to low and set the flash memory to hardware protection state. This power on/off timing must also be satisfied at a power-off and power-on caused by a power failure and other factors.

3. Perform flash memory programming/erasing in accordance with the recommended algorithm In the recommended algorithm, flash memory programming/erasing can be performed without subjecting this LSI to voltage stress or sacrificing program data reliability. When setting the P or E bit in FLMCR1 to 1, set the watchdog timer against program runaway.

- 4. Do not set/clear the SWE bit during program execution in the flash memory. Do not set/clear the SWE bit during program execution in the flash memory. An interval of at least 100 µs is necessary between program execution or data reading in flash memory and SWE bit clearing. When the SWE bit is set to 1, flash memory data can be modified, however, flash memory data can be read only in program-verify or erase-verify mode. Do not access the flash memory for a purpose other than verification during programming/erasing. Do not clear the SWE bit during programming, erasing, or verifying.
- 5. Do not use interrupts during flash memory programming/erasing In order to give the highest priority to programming/erasing operation, disable all interrupts including NMI input when the flash memory is programmed or erased.
- 6. Do not perform additional programming. Programming must be performed in the erased state. Program the area with 128-byte programming-unit blocks in on-board programming or programmer mode only once. Perform programming in the state where the programming-unit block is fully erased.
- Ensure that the PROM programmer is correctly attached before programming. If the socket, socket adapter, or product index does not match the specifications, too much current flows and the product may be damaged.
- Do not touch the socket adapter or LSI while programming. Touching either of these can cause contact faults and write errors.



# Section 18 Clock Pulse Generator

This LSI incorporates a clock pulse generator, which generates the system clock ( $\phi$ ), bus master clock, and internal clock.

The clock pulse generator consists of an oscillator, duty correction circuit, clock select circuit, medium-speed clock divider, bus master clock select circuit, subclock input circuit, and waveform forming circuit. Figure 18.1 shows a block diagram of the clock pulse generator.




Figure 18.1 Block Diagram of Clock Pulse Generator

The bus master clock is selected as either high-speed mode or medium-speed mode by software according to the settings of the SCK2 to SCK0 bits in the standby control register. For details on the standby control register, refer to section 19.1.1, Standby Control Register (SBYCR).

The subclock input is controlled by software according to the EXCLE bit setting in the low power control register. For details on the low power control register, refer to section 19.1.2, Low Power Control Register (LPWRCR).

### 18.1 Oscillator

Clock pulses can be supplied either by connecting a crystal resonator, or by providing external clock input.

#### 18.1.1 Connecting Crystal Resonator

Figure 18.2 shows a typical method of connecting a crystal resonator. An appropriate damping resistance  $R_d$ , given in table 18.1, should be used. An AT-cut parallel-resonance crystal resonator should be used.

Figure 18.3 shows the equivalent circuit of a crystal resonator. A resonator having the characteristics given in table 18.2 should be used.

A crystal resonator with frequency identical to that of the system clock ( $\phi$ ) should be used.




Figure 18.2 Typical Connection to Crystal Resonator

#### Table 18.1 Damping Resistance Values

Frequency (MHz)	2	4	8	10
R <sub>d</sub> (Ω)	1 k	500	200	0




Figure 18.3 Equivalent Circuit of Crystal Resonator

Frequency (MHz)	2	4	8	10
R <sub>s</sub> (max) (Ω)	500	120	80	70
$C_{_0}$ (max) (pF)	7	7	7	7

#### Table 18.2 Crystal Resonator Parameters

#### 18.1.2 External Clock Input Method

Figure 18.4 shows a typical method of connecting an external clock signal. To leave the XTAL pin open, incidental capacitance should be 10 pF or less.

To input an inverted clock to the XTAL pin, the external clock should be set to high in standby mode, subactive mode, subsleep mode, and watch mode. External clock input conditions are shown in table 18.3. The frequency of the external clock should be the same as that of the system clock ( $\phi$ ).





Figure 18.4 Example of External Clock Input

#### Table 18.3 External Clock Input Conditions

		V <sub>cc</sub> =	2.7 to 3.6 V		
Item	Symbol	Min	Max	Unit	Test Conditions
External clock input pulse width low level	t <sub>EXL</sub>	40	—	ns	Figure 18.5
$\begin{array}{llllllllllllllllllllllllllllllllllll$		40	—	ns	
External clock rising time t <sub>EXr</sub>		_	10	ns	
External clock falling time	t <sub>EXf</sub>	_	10	ns	
Clock pulse width low level	t <sub>c∟</sub>	0.4	0.6	t <sub>cyc</sub>	$\phi \ge 5 \text{ MHz}$ Figure
		80	—	ns	φ < 5 MHz 21.5
Clock pulse width high level	t <sub>ch</sub>	0.4	0.6	t <sub>cyc</sub>	$\phi \ge 5 \text{ MHz}$
		80	—	ns	φ < 5 MHz







The oscillator and duty correction circuit have a function to adjust the waveform of the external clock input that is input to the EXTAL pin. When a specified clock signal is input to the EXTAL pin, internal clock signal output is determined after the external clock output stabilization delay time  $(t_{DEXT})$  has passed. As the clock signal output is not determined during the  $t_{DEXT}$  cycle, a reset signal should be set to low to hold it in reset state. Table 18.4 shows the external clock output stabilization delay time. Figure 18.6 shows the timing of the external clock output stabilization delay time.




#### Table 18.4 External Clock Output Stabilization Delay Time

Condition:  $V_{cc} = 2.7 \text{ V}$  to 3.6 V,  $V_{ss} = 0 \text{ V}$ 

Item	Symbol	Min.	Max.	Unit	Remarks
External clock output stabilization delay time	t*	500	_	μs	Figure 18.6

Note:  $* t_{\text{DEXT}}$  includes a RES pulse width ( $t_{\text{RESW}}$ ).





### 18.2 Duty Correction Circuit

The duty correction circuit is valid when the oscillating frequency is 5 MHz or more. It corrects the duty of a clock that is output from the oscillator, and generates the system clock ( $\phi$ ).

### 18.3 Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock ( $\phi$ ), and generates  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ , and  $\phi/32$  clocks.

### 18.4 Bus Master Clock Select Circuit

The bus master clock select circuit selects a clock to supply the bus master with either the system clock ( $\phi$ ) or medium-speed clock ( $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ , or  $\phi/32$ ) by the SCK2 to SCK0 bits in SBYCR.

### 18.5 Subclock Input Circuit

The subclock input circuit controls subclock input from the EXCL pin. To use the subclock, a 32.768-kHz external clock should be input from the EXCL pin. At this time, the P96DDR bit in P9DDR should be cleared to 0, and the EXCLE bit in LPWRCR should be set to 1.

Subclock input conditions are shown in table 18.5. When the subclock is not used, subclock input should not be enabled.

#### Table 18.5 Subclock Input Conditions

		Vcc = 2.7 to 3.6 V				Measurement
Item	Symbol	Min	Тур	Max	Unit	Condition
Subclock input pulse width low level	t <sub>excll</sub>	_	15.26	—	μs	Figure 18.7
Subclock input pulse width high level	t <sub>exclh</sub>	_	15.26	—	μs	
Subclock input rising time	$\mathbf{t}_{_{EXCLr}}$	_		10	ns	
Subclock input falling time	t <sub>EXCLf</sub>	_	_	10	ns	




Figure 18.7 Subclock Input Timing

When Subclock Is Not Needed: Do not enable subclock input when the subclock is not needed.

Note on Subclock Usage: In transiting to power-down mode, if at least two cycles of the 32-kHz clock are not input after the 32-kHz clock input is enabled (EXCLE = 1) until the

SLEEP instruction is executed (power-down mode transition), the subclock input circuit is not initialized and an error may occur in the microcomputer.

Before power-down mode is entered with using the subclock, at least two cycle of the 32-kHz clock should be input after the 32-kHz clock input is enabled (EXCLE = 1).

As described in the hardware manual (clock pulse generator/subclock input circuit), when the subclock is not used, the subclock input should not be enabled (EXCLE = 0).

### 18.6 Waveform Forming Circuit

To remove noise from the subclock input at the EXCL pin, the subclock is sampled by a divided  $\phi$  clock. The sampling frequency is set by the NESEL bit in LPWRCR.

The subclock is not sampled in subactive mode, subsleep mode, or watch mode.

# 18.7 Clock Select Circuit

The clock select circuit selects the system clock that is used in this LSI.

A clock generated by an oscillator to which the EXTAL and XTAL pins are input is selected as a system clock when returning from high-speed mode, medium-speed mode, sleep mode, reset state, or standby mode.

A subclock input from the EXCL pin is selected as a system clock in subactive mode, subsleep mode, or watch mode. At this time, modules such as the CPU, TMR\_0, TMR\_1, WDT\_0, WDT\_1, ports, and interrupt controller and their functions operate depending on the  $\phi$ SUB. The count clock and sampling clock for each timer are divided  $\phi$ SUB clocks.

### 18.8 Usage Notes

### 18.8.1 Note on Resonator

Since all kinds of characteristics of the resonator are closely related to the board design by the user, use the example of resonator connection in this document for only reference; be sure to use an resonator that has been sufficiently evaluated by the user. Consult with the resonator manufacturer about the resonator circuit ratings which vary depending on the stray capacitances of the resonator and installation circuit. Make sure the voltage applied to the oscillator pins does not exceed the maximum rating.

#### 18.8.2 Notes on Board Design

When using a crystal resonator, the crystal resonator and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins.

Other signal lines should be routed away from the oscillator circuit to prevent inductive interference with the correct oscillation as shown in figure 18.8.




Figure 18.8 Note on Board Design of Oscillator Circuit Section



# Section 19 Power-Down Modes

For operating modes after the reset state is cancelled, this LSI has not only the normal program execution state but also seven power-down modes in which power consumption is significantly reduced. In addition, there is also module stop mode in which reduced power consumption can be achieved by individually stopping on-chip peripheral modules.

• Medium-speed mode

System clock frequency for the CPU operation can be selected as  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ , or  $\phi/32$ .

Subactive mode

The CPU operates based on the subclock and on-chip peripheral modules other than TMR\_0, TMR\_1, WDT\_0, and WDT\_1 stop operating.

• Sleep mode

The CPU stops but on-chip peripheral modules continue operating.

• Subsleep mode

The CPU and on-chip peripheral modules other than TMR\_0, TMR\_1, WDT\_0, and WDT\_1 stop operating.

- Watch mode The CPU and on-chip peripheral modules other than WDT\_1 stop operating.
- Software standby mode

Clock oscillation stops, and the CPU and on-chip peripheral modules stop operating.

• Hardware standby mode

Clock oscillation stops, and the CPU and on-chip peripheral modules enter reset state.

• Module stop mode

Independently of above operating modes, on-chip peripheral modules that are not used can be stopped individually.

# **19.1** Register Descriptions

Power-down modes are controlled by the following registers. To access SBYCR, LPWRCR, MSTPCRH, and MSTPCRL, the FLSHE bit in the serial timer control register (STCR) must be cleared to 0. For details on STCR, see section 3.2.3, Serial Timer Control Register (STCR).

- Standby control register (SBYCR)
- Low power control register (LPWRCR)
- Module stop control register H (MSTPCRH)
- Module stop control register L (MSTPCRL)

### 19.1.1 Standby Control Register (SBYCR)

SBYCR controls power-down modes.

7       SSBY       0       R/W       Software Standby         Specifies the operating mode to be enter the SLEEP instruction.       When the SLEEP instruction is executed mode or medium-speed mode:         0:       Shifts to sleep mode       1:         1:       Shifts to software standby mode, subawatch mode	d in high-speed
the SLEEP instruction. When the SLEEP instruction is executed mode or medium-speed mode: 0: Shifts to sleep mode 1: Shifts to software standby mode, suba	d in high-speed
mode or medium-speed mode: 0: Shifts to sleep mode 1: Shifts to software standby mode, suba	-
1: Shifts to software standby mode, sub	active mode, or
· · · ·	active mode, or
water mode	
When the SLEEP instruction is executed mode:	d in subactive
0: Shifts to subsleep mode	
1: Shifts to watch mode or high-speed m	node
Note that the SSBY bit is not changed e transition occurs by an interrupt.	ven if a mode
6 STS2 0 R/W Standby Timer Select 2 to 0	
5 STS1 0 R/W Selects the wait time for clock stabilization	on from clock
4 STS0 0 R/W oscillation start when canceling software watch mode, or subactive mode. Select (oscillation stabilization time) or more, do operating frequency. Table 19.1 shows to between the STS2 to STS0 values and the select of the select select to select to select the select select to select to select the select select to select select to select the select select to select the select select to select the select select select select to select the select select to select select to select select to select the select select select to select the select select select select to select select select select to select	a wait time of 8 ms epending on the the relationship
With an external clock, there are no spe requirements. Normally the minimum va recommended.	
3 — 0 R Reserved	
This bit is always read as 0, and cannot	he modified



Bit	Bit Name	Initial Value	R/W	Description
2	SCK2	0	R/W	System Clock Select 2 to 0
1	SCK1	0	R/W	Selects a clock for the bus master in high-speed mode or
0	SCK0	0	R/W	medium-speed mode.
				When making a transition to subactive mode or watch mode, SCK2 to SCK0 must be cleared to B'00.
				000: High-speed mode
				001: Medium-speed clock:  \$\phi\$/2
				010: Medium-speed clock:
				011: Medium-speed clock:
				100: Medium-speed clock:  \phi/16
				101: Medium-speed clock:
				11X: —

Legend:

X: Don't care

Table 1	Table 19.1         Operating Frequency and Wait Time								
STS2	STS1	STS0	Wait Time	10 MHz	8 MHz	6 MHz	4 MHz	2 MHz	Unit
0	0	0	8192 states	0.8	1.0	1.3	2.0	4.1	ms
0	0	1	16384 states	1.6	2.0	2.7	4.1	8.2	
0	1	0	32768 states	3.3	4.1	5.5	8.2	16.4	_
0	1	1	65536 states	6.6	8.2	10.9	16.4	32.8	_
1	0	0	131072 states	13.1	16.4	21.8	32.8	65.5	_
1	0	1	262144 states	26.2	32.8	43.6	65.6	131.2	_
1	1	0	Reserved		_	_	_	_	_
1	1	1	Reserved	_	_	_		_	_

#### J Wast T

Note: Shaded cells indicate the recommended specification.

#### 19.1.2 Low-Power Control Register (LPWRCR)

LPWRCR controls power-down modes.

7       DTON       0       R/W       Direct Transfer On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction.       When the SLEEP instruction is executed in high-speed mode or medium-speed mode:         0: Shifts to sleep mode, software standby mode, or watch mode       1: Shifts directly to subactive mode, or shifts to sleep mode or software standby mode         1: Shifts directly to subactive mode, or shifts to sleep mode       0: Shifts to subsleep mode or watch mode         1: Shifts directly to subactive mode, or shifts to subsleep mode       0: Shifts to subsleep mode or watch mode         6       LSON       0       R/W       Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.         6       LSON       0       R/W       Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.         0: Shifts to sleep mode, software standby mode, or watch mode       1: Shifts to sleep mode, software standby mode, or watch mode         6       LSON       0       R/W       Letter instruction is executed in high-speed mode or subactive mode         1: Shifts to sleep mode, software standby mode, or watch mode       1: Shifts to watch mode or subactive mode	Bit	Bit Name	Initial Value	R/W	Description
the SLEEP instruction.         When the SLEEP instruction is executed in high-speed mode or medium-speed mode:         0: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts directly to subactive mode, or shifts to sleep mode or software standby mode         When the SLEEP instruction is executed in subactive mode:         0: Shifts to subsleep mode or watch mode         1: Shifts directly to subscrive mode, or shifts to sleep mode         0: Shifts to subsleep mode or watch mode         1: Shifts directly to high-speed mode, or shifts to subsleep mode         6       LSON         6       LSON         0       R/W         Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.         When the SLEEP instruction is executed in high-speed mode, or watch mode         1: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode:         0: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode:         0: Shifts to subsleep mode or watch mode         1: Shifts to subsleep mode or watch m	7	DTON	0	R/W	Direct Transfer On Flag
mode or medium-speed mode:       0: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts directly to subactive mode, or shifts to sleep mode or software standby mode       When the SLEEP instruction is executed in subactive mode:         0: Shifts to subsleep mode or watch mode       1: Shifts directly to high-speed mode, or shifts to subsleep mode         6       LSON       0       R/W       Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode is cancelled.       When the SLEEP instruction is executed in high-speed mode or medium-speed mode:         0: Shifts to sleep mode or subactive mode       1: Shifts to sleep mode or subactive mode when watch mode is cancelled.         When the SLEEP instruction is executed in high-speed mode or medium-speed mode:       0: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts to watch mode or subactive mode       1: Shifts to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode       0: Shifts to sleep mode or watch mode         0: Shifts to watch mode or subactive mode       0: Shifts to subsleep mode or watch mode         1: Shifts to subsleep mode or watch mode       0: Shifts to subsleep mode or watch mode         1: Shifts to subsleep mode or watch mode       0: Shifts to subsleep mode or watch mode         0: Shifts to subsleep mode or watch mode       0: Shifts to subsle					
mode       1: Shifts directly to subactive mode, or shifts to sleep mode or software standby mode         When the SLEEP instruction is executed in subactive mode:       0: Shifts to subsleep mode or watch mode         1: Shifts directly to high-speed mode, or shifts to subsleep mode       1: Shifts directly to high-speed mode, or shifts to subsleep mode         6       LSON       0       R/W       Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.       When the SLEEP instruction is executed in high-speed mode.         0: Shifts to sleep mode, software standby mode, or watch mode       1: Shifts to watch mode or subactive mode         1: Shifts to watch mode or subactive mode       1: Shifts to subsleep mode or watch mode         0: Shifts to sleep mode, software standby mode, or watch mode       1: Shifts to watch mode or subactive mode         0: Shifts to subsleep mode or watch mode       0: Shifts to subsleep mode or watch mode         1: Shifts to subsleep mode or watch mode       0: Shifts to subsleep mode or watch mode         0: Shifts to subsleep mode or watch mode       1: Shifts to subsleep mode or watch mode         0: Shifts to isobsleep mode or watch mode       0: Shifts to subsleep mode or watch mode         0: Shifts to high-speed mode       1: Shifts to high-speed mode         0: Shifts to high-speed mode       0: Shifts					
or software standby mode         When the SLEEP instruction is executed in subactive mode:         0: Shifts to subsleep mode or watch mode         1: Shifts directly to high-speed mode, or shifts to subsleep mode         6       LSON       0         R/W       Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.         When the SLEEP instruction is executed in high-speed mode or medium-speed mode:         0: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode         0: Shifts to sleep mode, software standby mode, or watch mode         0: Shifts directly to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode         0: Shifts directly to watch mode or high-speed mode         1: Shifts to subsleep mode or watch mode         1: Shifts to high-speed					
mode:       0: Shifts to subsleep mode or watch mode         1: Shifts directly to high-speed mode, or shifts to subsleep mode         6       LSON         0       R/W         Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.         When the SLEEP instruction is executed in high-speed mode or medium-speed mode:         0: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode         0: Shifts to subsleep mode, software standby mode, or watch mode         1: Shifts to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode         0: Shifts directly to watch mode or high-speed mode         1: Shifts to subsleep mode or watch mode         0: Shifts directly to watch mode or high-speed mode         1: Shifts to subsleep mode or watch mode         1: Shifts to high-speed mode					
1: Shifts directly to high-speed mode, or shifts to subsleep mode         6       LSON       0       R/W       Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.       When the SLEEP instruction is executed in high-speed mode.         0: Shifts to sleep mode, software standby mode, or watch mode       1: Shifts to sleep mode, software standby mode, or watch mode         1: Shifts to watch mode or subactive mode       1: Shifts to sleep mode or subactive mode         Mhen the SLEEP instruction is executed in subactive mode       1: Shifts to sleep mode, software standby mode, or watch mode         0: Shifts to sleep mode or subactive mode       1: Shifts to watch mode or subactive mode         When the SLEEP instruction is executed in subactive mode       1: Shifts to subsleep mode or watch mode         When the SLEEP instruction is executed in subactive mode       1: Shifts to subsleep mode or subactive mode         When the SLEEP instruction is executed in subactive mode:       0: Shifts directly to watch mode or high-speed mode         1: Shifts to subsleep mode or watch mode       1: Shifts to subsleep mode or watch mode         When watch mode is cancelled:       0: Shifts to high-speed mode					
6       LSON       0       R/W       Low-Speed On Flag         Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.       When the SLEEP instruction is executed in high-speed mode or medium-speed mode:         0:       Shifts to sleep mode, software standby mode, or watch mode         1:       Shifts to sleep mode or subactive mode         When the SLEEP instruction is executed in subactive mode       1: Shifts to watch mode or subactive mode         0:       Shifts to subactive mode         1:       Shifts directly to watch mode or high-speed mode         1:       Shifts to subsleep mode or watch mode         When watch mode is cancelled:       0: Shifts to high-speed mode					0: Shifts to subsleep mode or watch mode
<ul> <li>Specifies the operating mode to be entered after executing the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.</li> <li>When the SLEEP instruction is executed in high-speed mode or medium-speed mode:</li> <li>O: Shifts to sleep mode, software standby mode, or watch mode</li> <li>1: Shifts to watch mode or subactive mode</li> <li>When the SLEEP instruction is executed in subactive mode</li> <li>O: Shifts directly to watch mode or high-speed mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>0: Shifts to subsleep mode or watch mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>1: Shifts to subsleep mode or watch mode</li> </ul>					
<ul> <li>the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode is cancelled.</li> <li>When the SLEEP instruction is executed in high-speed mode or medium-speed mode:</li> <li>0: Shifts to sleep mode, software standby mode, or watch mode</li> <li>1: Shifts to watch mode or subactive mode</li> <li>When the SLEEP instruction is executed in subactive mode:</li> <li>0: Shifts directly to watch mode or high-speed mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>0: Shifts to subsleep mode or watch mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>0: Shifts to subsleep mode or watch mode</li> <li>When watch mode is cancelled:</li> <li>0: Shifts to high-speed mode</li> </ul>	6	LSON	0	R/W	Low-Speed On Flag
<ul> <li>mode or medium-speed mode:</li> <li>0: Shifts to sleep mode, software standby mode, or watch mode</li> <li>1: Shifts to watch mode or subactive mode</li> <li>When the SLEEP instruction is executed in subactive mode:</li> <li>0: Shifts directly to watch mode or high-speed mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>When watch mode is cancelled:</li> <li>0: Shifts to high-speed mode</li> </ul>					the SLEEP instruction. This bit also controls whether to shift to high-speed mode or subactive mode when watch mode
mode 1: Shifts to watch mode or subactive mode When the SLEEP instruction is executed in subactive mode: 0: Shifts directly to watch mode or high-speed mode 1: Shifts to subsleep mode or watch mode When watch mode is cancelled: 0: Shifts to high-speed mode					
<ul> <li>When the SLEEP instruction is executed in subactive mode:</li> <li>0: Shifts directly to watch mode or high-speed mode</li> <li>1: Shifts to subsleep mode or watch mode</li> <li>When watch mode is cancelled:</li> <li>0: Shifts to high-speed mode</li> </ul>					
mode: 0: Shifts directly to watch mode or high-speed mode 1: Shifts to subsleep mode or watch mode When watch mode is cancelled: 0: Shifts to high-speed mode					1: Shifts to watch mode or subactive mode
<ol> <li>1: Shifts to subsleep mode or watch mode</li> <li>When watch mode is cancelled:</li> <li>0: Shifts to high-speed mode</li> </ol>					
When watch mode is cancelled: 0: Shifts to high-speed mode					0: Shifts directly to watch mode or high-speed mode
0: Shifts to high-speed mode					1: Shifts to subsleep mode or watch mode
					When watch mode is cancelled:
1: Shifts to subactive mode					0: Shifts to high-speed mode
					1: Shifts to subactive mode

Bit	Bit Name	Initial Value	R/W	Description
5	NESEL	0	R/W	Noise Elimination Sampling Frequency Select
				Selects the frequency by which the subclock ( $\phi$ SUB) input from the EXCL pin is sampled using the clock ( $\phi$ ) generated by the system clock pulse generator. Clear this bit to 0 when $\phi$ is 5 MHz or more.
				0: Sampling using φ/32 clock
				1: Sampling using
4	EXCLE	0	R/W	Subclock Input Enable
				Enables/disables subclock input from the EXCL pin.
				0: Disables subclock input from the EXCL pin
				1: Enables subclock input from the EXCL pin
3	_	0	R/W	Reserved
				An undefined value is read from this bit. This bit should not be set to 1.
2 to 0	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

#### 19.1.3 Module Stop Control Registers H and L (MSTPCRH, MSTPCRL)

MSTPCRH and MSTPCRL specify on-chip peripheral modules to shift to module stop mode in module units. Each module can enter module stop mode by setting the corresponding bit to 1.

•	MSTPCRH			
Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTP15	0*1	R/W	
6	MSTP14	0*1	R/W	_
5	MSTP13	1	R/W	16-bit free-running timer (FRT)
4	MSTP12	1	R/W	8-bit timers (TMR_0, TMR_1)
3	MSTP11	1	R/W	14-bit PWM timer (PWMX)
2	MSTP10	1 <sup>*2</sup>	R/W	_
1	MSTP9	1 <sup>*2</sup>	R/W	_
0	MSTP8	1	R/W	8-bit timers (TMR_X, TMR_Y)
No	too: 1 Do no	t aat thia hit t	<u> </u>	

Notes: 1. Do not set this bit to 1.

2. Do not clear this bit to 0.

•	MSTPCRL			
Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTP7	<b>1</b> *1	R/W	_
6	MSTP6	1	R/W	Serial communication interface_1 (SCI_1)
5	MSTP5	<b>1</b> <sup>*1</sup>	R/W	_
4	MSTP4	1	R/W	I <sup>2</sup> C bus interface_0 (IIC_0)
3	MSTP3	1	R/W	I <sup>2</sup> C bus interface_1 (IIC_1)
2	MSTP2	1	R/W	Keyboard buffer controller, keyboard matrix interrupt mask register (KMIMR), keyboard matrix interrupt mask register A (KMIMRA), port 6 pull-up MOS control register (KMPCR)
1	MSTP1	1 <sup>*2</sup>	R/W	_
0	MSTP0	1	R/W	Host interface (LPC), wake-up event interrupt mask register B (WUEMRB)

Notes: 1. Do not clear this bit to 0.

2. This bit can be read from or written to, however, operation is not affected.

### **19.2** Mode Transitions and LSI States

Figure 19.1 shows the enabled mode transition diagram. The mode transition from program execution state to program halt state is performed by the SLEEP instruction. The mode transition from program halt state to program execution state is performed by an interrupt. The  $\overline{\text{STBY}}$  input causes a mode transition from any state to hardware standby mode. The  $\overline{\text{RES}}$  input causes a mode transition from a state other than hardware standby mode to the reset state. Table 19.2 shows the LSI internal states in each operating mode.






Figure 19.1 Mode Transition Diagram

#### Table 19.2 LSI Internal States in Each Operating Mode

Function		High- Speed	Medium- Speed	Sleep	Module Stop	Watch	Sub- Active	Sub- Sleep	Software Standby	Hardware Standby
System clo generator	ck pulse	Function- ing	Function- ing	Function- ing	Function- ing	Halted	Halted	Halted	Halted	Halted
Subclock p generator	ulse	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Function- ing	Halted	Halted
CPU	Instruction execution	Function- ing	n- Medium- speed	Halted	Function- ing	Halted	Subclock operation	Halted	Halted	Halted
	Registers	_	operation	Retained	_	Retained	_	Retained	Retained	Undefined
External	NMI	Function-	Function-	Function-	Function-	Function-	Function-	Function-	Function-	Halted
interrupts	IRQ0 to IRQ7	- ing	ing	ing	ing	ing	ing	ing	ing	
	KIN0 to KIN15	_								
	WUE0 to WUE7	-								
Peripheral modules	WDT_1	Function- ing	on- Function- ing	Function- ing	Function- ing	Subclock operation	Subclock operation	Subclock operation	Halted (retained)	Halted (reset)
	WDT_0	_				Halted				
	TMR_0, TMR_1	_			Function- ing/Halted	(retained)				
	FRT	_			(retained)		Halted	Halted	-	
	TMR_X, TMR_Y	-					(retained)	(retained)		
	IIC_0	_								
	IIC_1	-								
	LPC	-								
	SCI_1	-			Function- ing/Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	-



Function		High- Speed	Medium- Speed	Sleep	Module Stop	Watch	Sub- Active	Sub- Sleep	Software Standby	Hardware Standby
Peripheral modules	PWMX Keyboard buffer controller	Function-	Function- ing	Function- ing	Function- ing/Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)	Halted (reset)
	RAM	_			Function- ing	Retained	Function- ing	Retained	Retained	Retained
	I/O	_			Function- ing	Retained	Function- ing	Function- ing	Retained	High impedance

Notes: "Halted (retained)" means that internal register values are retained. The internal state is "operation suspended."

"Halted (reset)" means that internal register values and internal states are initialized. In module stop mode, only modules for which a stop setting has been made are halted (reset or retained).

### **19.3** Medium-Speed Mode

The CPU makes a transition to medium-speed mode as soon as the current bus cycle ends according to the setting of the SCK2 to SCK0 bits in SBYCR. In medium-speed mode, the CPU operates on the operating clock ( $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ , or  $\phi/32$ ). On-chip peripheral modules other than the bus masters always operate on the system clock ( $\phi$ ).


In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if  $\phi/4$  is selected as the operating clock, on-chip memory is accessed in 4 states, and internal I/O registers in 8 states.

By clearing all of bits SCK2 to SCK0 to 0, a transition is made to high-speed mode at the end of the current bus cycle.

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, and the LSON bit in LPWRCR is cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored. When the SLEEP instruction is executed with the SSBY bit set to 1, the LSON bit cleared to 0, and the PSS bit in TCSR (WDT\_1) cleared to 0, operation shifts to software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the  $\overline{\text{RES}}$  pin is set low and medium-speed mode is cancelled, operation shifts to the reset state. The same applies in the case of a reset caused by overflow of the watchdog timer.

When the  $\overline{\text{STBY}}$  pin is driven low, medium-speed mode is cancelled and a transition is made to hardware standby mode.






Figure 19.2 Medium-Speed Mode Timing

### **19.4** Sleep Mode

The CPU makes a transition to sleep mode if the SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0 and the LSON bit in LPWRCR is cleared to 0. In sleep mode, CPU operation stops but the peripheral modules do not stop. The contents of the CPU's internal registers are retained.

Sleep mode is exited by any interrupt, the  $\overline{\text{RES}}$  pin, or the  $\overline{\text{STBY}}$  pin.

When an interrupt occurs, sleep mode is exited and interrupt exception handling starts. Sleep mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the CPU.

Setting the  $\overline{\text{RES}}$  pin level low cancels sleep mode and selects the reset state. After the oscillation stabilization time has passed, driving the  $\overline{\text{RES}}$  pin high causes the CPU to start reset exception handling.

When the  $\overline{\text{STBY}}$  pin level is driven low, sleep mode is cancelled and a transition is made to hardware standby mode.



### 19.5 Software Standby Mode

The CPU makes a transition to software standby mode when the SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, the LSON bit in LPWRCR is cleared to 0, and the PSS bit in TCSR (WDT\_1) is cleared to 0.

In software standby mode, the CPU, on-chip peripheral modules, and clock pulse generator all stop. However, the contents of the CPU's internal registers, on-chip RAM data, I/O ports, and the states of on-chip peripheral modules other than the SCI and PWMX, are retained as long as the prescribed voltage is supplied.

Software standby mode is cleared by an external interrupt (NMI, IRQ0 to IRQ2, IRQ6, or IRQ7), the  $\overline{\text{RES}}$  pin input, or  $\overline{\text{STBY}}$  pin input.

When an external interrupt request signal is input, system clock oscillation starts, and after the elapse of the time set in bits STS2 to STS0 in SBYCR, software standby mode is cleared, and interrupt exception handling is started. When clearing software standby mode with an IRQ0 to IRQ2, IRQ6, or IRQ7 interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than interrupts IRQ0 to IRQ2, IRQ6, and IRQ7 is generated. Software standby mode cannot be cleared if an interrupt enable bit corresponding to an IRQ0 to IRQ2, IRQ6, or IRQ7 interrupt is cleared to 0 or if the interrupt has been masked on the CPU side.

When the  $\overline{\text{RES}}$  pin is driven low, system clock oscillation is started. At the same time as system clock oscillation starts, the system clock is supplied to the entire LSI. Note that the  $\overline{\text{RES}}$  pin must be held low until clock oscillation stabilizes. When the  $\overline{\text{RES}}$  pin goes high after clock oscillation stabilizes, the CPU begins reset exception handling.

When the  $\overline{\text{STBY}}$  pin is driven low, software standby mode is cancelled and a transition is made to hardware standby mode.

Figure 19.3 shows an example in which a transition is made to software standby mode at the falling edge of the NMI pin, and software standby mode is cleared at the rising edge of the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

Software standby mode is then cleared at the rising edge of the NMI pin.




Figure 19.3 Application Example in Software Standby Mode

### 19.6 Hardware Standby Mode

The CPU makes a transition to hardware standby mode from any mode when the **STBY** pin is driven low.

In hardware standby mode, all functions enter the reset state. As long as the prescribed voltage is supplied, on-chip RAM data is retained. The I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the  $\overline{\text{STBY}}$  pin low. Do not change the state of the mode pins (MD1 and MD0) while this LSI is in hardware standby mode.

Hardware standby mode is cleared by the  $\overline{\text{STBY}}$  pin input or the  $\overline{\text{RES}}$  pin input.

When the  $\overline{\text{STBY}}$  pin is driven high while the  $\overline{\text{RES}}$  pin is low, clock oscillation is started. Ensure that the  $\overline{\text{RES}}$  pin is held low until system clock oscillation stabilizes. When the  $\overline{\text{RES}}$  pin is subsequently driven high after the clock oscillation stabilization time has passed, reset exception handling starts.




Figure 19.4 shows an example of hardware standby mode timing.



### 19.7 Watch Mode

The CPU makes a transition to watch mode when the SLEEP instruction is executed in high-speed mode or subactive mode with the SSBY bit in SBYCR set to 1, the DTON bit in LPWRCR cleared to 0, and the PSS bit in TCSR (WDT\_1) set to 1.

In watch mode, the CPU is stopped and peripheral modules other than WDT\_1 are also stopped. The contents of the CPU's internal registers, several on-chip peripheral module registers, and on-chip RAM data are retained and the I/O ports retain their values before transition as long as the prescribed voltage is supplied.

Watch mode is exited by an interrupt (WOVI1, NMI, IRQ0 to IRQ2, IRQ6, or IRQ7),  $\overline{\text{RES}}$  pin input, or  $\overline{\text{STBY}}$  pin input.

When an interrupt occurs, watch mode is exited and a transition is made to high-speed mode or medium-speed mode when the LSON bit in LPWRCR cleared to 0 or to subactive mode when the LSON bit is set to 1. When a transition is made to high-speed mode, a stable clock is supplied to the entire LSI and interrupt exception handling starts after the time set in the STS2 to STS0 bits in SBYCR has elapsed. In the case of an IRQ0 to IRQ2, IRQ6, or IRQ7 interrupt, watch mode is not exited if the corresponding enable bit has been cleared to 0. In the case of interrupts from the on-chip peripheral modules, watch mode is not exited if the interrupt enable register has been set to disable the reception of that interrupt, or the interrupt is masked by the CPU.

When the  $\overline{\text{RES}}$  pin is driven low, system clock oscillation starts. Simultaneously with the start of system clock oscillation, the system clock is supplied to the entire LSI. Note that the  $\overline{\text{RES}}$  pin must be held low until clock oscillation is stabilized. If the  $\overline{\text{RES}}$  pin is driven high after the clock oscillation stabilization time has passed, the CPU begins reset exception handling.

If the  $\overline{\text{STBY}}$  pin is driven low, the LSI enters hardware standby mode.

# 19.8 Subsleep Mode

The CPU makes a transition to subsleep mode when the SLEEP instruction is executed in subactive mode with the SSBY bit in SBYCR cleared to 0, the LSON bit in LPWRCR set to 1, and the PSS bit in TCSR (WDT\_1) set to 1.

In subsleep mode, the CPU is stopped. Peripheral modules other than TMR\_0, TMR\_1, WDT\_0, and WDT\_1 are also stopped. The contents of the CPU's internal registers, several on-chip peripheral module registers, and on-chip RAM data are retained and the I/O ports retain their values before transition as long as the prescribed voltage is supplied.

Subsleep mode is exited by an interrupt (interrupts by on-chip peripheral modules, NMI, IRQ0 to IRQ7), the  $\overline{\text{RES}}$  pin input, or the  $\overline{\text{STBY}}$  pin input.

When an interrupt occurs, subsleep mode is exited and interrupt exception handling starts.

In the case of an IRQ0 to IRQ7 interrupt, subsleep mode is not exited if the corresponding enable bit has been cleared to 0. In the case of interrupts from the on-chip peripheral modules, subsleep mode is not exited if the interrupt enable register has been set to disable the reception of that interrupt, or the interrupt is masked by the CPU.

When the  $\overline{\text{RES}}$  pin is driven low, system clock oscillation starts. Simultaneously with the start of system clock oscillation, the system clock is supplied to the entire LSI. Note that the  $\overline{\text{RES}}$  pin must be held low until clock oscillation is stabilized. If the  $\overline{\text{RES}}$  pin is driven high after the clock oscillation stabilization time has passed, the CPU begins reset exception handling.

If the **STBY** pin is driven low, the LSI enters hardware standby mode.



### **19.9** Subactive Mode

The CPU makes a transition to subactive mode when the SLEEP instruction is executed in highspeed mode with the SSBY bit in SBYCR set to 1, the DTON bit and LSON bit in LPWRCR set to 1, and the PSS bit in TCSR (WDT\_1) set to 1. When an interrupt occurs in watch mode, and if the LSON bit in LPWRCR is 1, a direct transition is made to subactive mode. Similarly, if an interrupt occurs in subsleep mode, a transition is made to subactive mode.

In subactive mode, the CPU operates at a low speed based on the subclock and sequentially executes programs. Peripheral modules other than TMR\_0, TMR\_1, WDT\_0, and WDT\_1 are also stopped.

When operating the CPU in subactive mode, the SCK2 to SCK0 bits in SBYCR must be cleared to 0.

Subactive mode is exited by the SLEEP instruction, RES pin input, or STBY pin input.

When the SLEEP instruction is executed with the SSBY bit in SBYCR set to 1, the DTON bit in LPWRCR cleared to 0, and the PSS bit in TCSR (WDT\_1) set to 1, the CPU exits subactive mode and a transition is made to watch mode. When the SLEEP instruction is executed with the SSBY bit in SBYCR cleared to 0, the LSON bit in LPWRCR set to 1, and the PSS bit in TCSR (WDT\_1) set to 1, a transition is made to subsleep mode. When the SLEEP instruction is executed with the SSBY bit in SBYCR set to 1, the DTON bit and LSON bit in LPWRCR set to 10, and the PSS bit in TCSR (WDT\_1) set to 1, a direct transition is made to high-speed mode.

For details of direct transitions, see section 19.11, Direct Transitions.

When the  $\overline{\text{RES}}$  pin is driven low, system clock oscillation starts. Simultaneously with the start of system clock oscillation, the system clock is supplied to the entire LSI. Note that the  $\overline{\text{RES}}$  pin must be held low until the clock oscillation is stabilized. If the  $\overline{\text{RES}}$  pin is driven high after the clock oscillation stabilization time has passed, the CPU begins reset exception handling.

If the STBY pin is driven low, the LSI enters hardware standby mode.

### **19.10** Module Stop Mode

Module stop mode can be individually set for each on-chip peripheral module.

When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. In turn, when the corresponding MSTP bit is cleared to 0, module stop mode is cancelled and the module operation resumes at the end of the bus cycle. In module stop mode, the internal states of modules other than the SCI and PWMX are retained.

After the reset state is cancelled, all modules are in module stop mode.

While an on-chip peripheral module is in module stop mode, read/write access to its registers is disabled.

## **19.11** Direct Transitions

The CPU executes programs in three modes: high-speed, medium-speed, and subactive. When a direct transition is made from high-speed mode to subactive mode, there is no interruption of program execution. A direct transition is enabled by setting the DTON bit in LPWRCR to 1 and then executing the SLEEP instruction. After a transition, direct transition exception handling starts.

The CPU makes a transition to subactive mode when the SLEEP instruction is executed in highspeed mode with the SSBY bit in SBYCR set to 1, the LSON bit and DTON bit in LPWRCR set to 11, and the PSS bit in TSCR (WDT\_1) set to 1.

To make a direct transition to high-speed mode after the time set in the STS2 to STS0 bits in SBYCR has elapsed, execute the SLEEP instruction in subactive mode with the SSBY bit in SBYCR set to 1, the LSON bit and DTON bit in LPWRCR set to 01, and the PSS bit in TSCR (WDT\_1) set to 1.



#### 19.12 Usage Notes

#### 19.12.1 I/O Port Status

The status of the I/O ports is retained in software standby mode. Therefore, when a high level is output, the current consumption is not reduced by the amount of current to support the high level output.

#### 19.12.2 Current Consumption when Waiting for Oscillation Stabilization

The current consumption increases during oscillation stabilization.



# Section 20 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

- 1. Register Addresses (address order)
  - Registers are listed from the lower allocation addresses.
  - The MSB-side address is indicated for 16-bit addresses.
  - Registers are classified by functional modules.
  - The access size is indicated.
- 2. Register Bits
  - Bit configurations of the registers are described in the same order as the Register Addresses (address order) above.
  - Reserved bits are indicated by in the bit name column.
  - The bit number in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
  - 16-bit registers are indicated from the bit on the MSB side.
- 3. Register States in Each Operating Mode
  - Register states are described in the same order as the Register Addresses (address order) above.
  - The register states described here are for the basic operating modes. If there is a specific
    reset for an on-chip peripheral module, refer to the section on that on-chip peripheral
    module.
- 4. Register Select Conditions
  - Register states are described in the same order as the Register Addresses (address order) above.
  - For details on the register select conditions, refer to section 3.2.2, System Control Register (SYSCR), 3.2.3, Serial Timer Control Register (STCR), 19.1.3, Module Stop Control Registers H and L (MSTPCRH, MSTPCRL), and the register descriptions for each module.

### 20.1 Register Addresses (Address Order)

The data bus width indicates the numbers of bits by which the register is accessed.

The number of access states indicates the number of states based on the specified reference clock.

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Timer XY control register*	TCRXY	8	H'FE00	TMR_X, TMR_Y	8	3
Port 7 output data register*	P70DR	8	H'FE01	PORT	8	3
Port 7 data direction register*	P7DDR	8	H'FE03	PORT	8	3
Serial pin select register*	SPSR	8	H'FE0F	SCI_1	8	3
Bidirectional data register 0MW	TWR0MW	8	H'FE20	LPC	8	3
Bidirectional data register 0SW	TWR0SW	8	H'FE20	LPC	8	3
Bidirectional data register 1	TWR1	8	H'FE21	LPC	8	3
Bidirectional data register 2	TWR2	8	H'FE22	LPC	8	3
Bidirectional data register 3	TWR3	8	H'FE23	LPC	8	3
Bidirectional data register 4	TWR4	8	H'FE24	LPC	8	3
Bidirectional data register 5	TWR5	8	H'FE25	LPC	8	3
Bidirectional data register 6	TWR6	8	H'FE26	LPC	8	3
Bidirectional data register 7	TWR7	8	H'FE27	LPC	8	3
Bidirectional data register 8	TWR8	8	H'FE28	LPC	8	3
Bidirectional data register 9	TWR9	8	H'FE29	LPC	8	3
Bidirectional data register 10	TWR10	8	H'FE2A	LPC	8	3
Bidirectional data register 11	TWR11	8	H'FE2B	LPC	8	3
Bidirectional data register 12	TWR12	8	H'FE2C	LPC	8	3
Bidirectional data register 13	TWR13	8	H'FE2D	LPC	8	3
Bidirectional data register 14	TWR14	8	H'FE2E	LPC	8	3
Bidirectional data register 15	TWR15	8	H'FE2F	LPC	8	3
Input data register 3	IDR3	8	H'FE30	LPC	8	3
Output data register 3	ODR3	8	H'FE31	LPC	8	3
Status register 3	STR3	8	H'FE32	LPC	8	3

		Number			Data Bus	Number of Access
Register Name	Abbreviation	of Bits	Address	Module	Width	States
LPC channel address register H	LADR3H	8	H'FE34	LPC	8	3
LPC channel address register L	LADR3L	8	H'FE35	LPC	8	3
SERIRQ control register 0	SIRQCR0	8	H'FE36	LPC	8	3
SERIRQ control register 1	SIRQCR1	8	H'FE37	LPC	8	3
Input data register 1	IDR1	8	H'FE38	LPC	8	3
Output data register 1	ODR1	8	H'FE39	LPC	8	3
Status register 1	STR1	8	H'FE3A	LPC	8	3
Input data register 2	IDR2	8	H'FE3C	LPC	8	3
Output data register 2	ODR2	8	H'FE3D	LPC	8	3
Status register 2	STR2	8	H'FE3E	LPC	8	3
Host interface select register	HISEL	8	H'FE3F	LPC	8	3
Host interface control register 0	HICR0	8	H'FE40	LPC	8	3
Host interface control register 1	HICR1	8	H'FE41	LPC	8	3
Host interface control register 2	HICR2	8	H'FE42	LPC	8	3
Host interface control register 3	HICR3	8	H'FE43	LPC	8	3
Wakeup event interrupt mask register B	WUEMRB	8	H'FE44	INT	8	3
I <sup>2</sup> C bus extended control register_0	ICXR_0	8	H'FED4	IIC_0	8	2
I <sup>2</sup> C bus extended control register_1	ICXR_1	8	H'FED5	IIC_1	8	2
Keyboard control register H_0	KBCRH_0	8	H'FED8	Keyboard buffe controller_0	er 8	2
Keyboard control register L_0	KBCRL_0	8	H'FED9	Keyboard buffe controller_0	er 8	2
Keyboard data buffer register_0	KBBR_0	8	H'FEDA	Keyboard buffer 8 controller_0		2
Keyboard control register H_1	KBCRH_1	8	H'FEDC	Keyboard buffer 8 controller_1		2
Keyboard control register L_1	KBCRL_1	8	H'FEDD	Keyboard buffer 8 controller_1		2
Keyboard data buffer register_1	KBBR_1	8	H'FEDE	Keyboard buffe controller_1	er 8	2

#### Section 20 List of Registers

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Keyboard control register H_2	KBCRH_2	8	H'FEE0	Keyboard buffe controller_2	er 8	2
Keyboard control register L_2	KBCRL_2	8	H'FEE1	Keyboard buffe controller_2	er 8	2
Keyboard data buffer register_2	KBBR_2	8	H'FEE2	Keyboard buffe controller_2	er 8	2
DDC switch register	DDCSWR	8	H'FEE6	IIC_0	8	2
Interrupt control register A	ICRA	8	H'FEE8	INT	8	2
Interrupt control register B	ICRB	8	H'FEE9	INT	8	2
Interrupt control register C	ICRC	8	H'FEEA	INT	8	2
IRQ status register	ISR	8	H'FEEB	INT	8	2
IRQ sense control register H	ISCRH	8	H'FEEC	INT	8	2
IRQ sense control register L	ISCRL	8	H'FEED	INT	8	2
Address break control register	ABRKCR	8	H'FEF4	INT	8	2
Break address register A	BARA	8	H'FEF5	INT	8	2
Break address register B	BARB	8	H'FEF6	INT	8	2
Break address register C	BARC	8	H'FEF7	INT	8	2
Flash memory control register 1	FLMCR1	8	H'FF80	FLASH	8	2
Flash memory control register 2	FLMCR2	8	H'FF81	FLASH	8	2
Erase block register 1	EBR1	8	H'FF82	FLASH	8	2
System control register 2	SYSCR2	8	H'FF83	SYSTEM	8	2
Erase block register 2	EBR2	8	H'FF83	FLASH	8	2
Standby control register	SBYCR	8	H'FF84	SYSTEM	8	2
Low power control register	LPWRCR	8	H'FF85	SYSTEM	8	2
Module stop control register H	MSTPCRH	8	H'FF86	SYSTEM	8	2
Module stop control register L	MSTPCRL	8	H'FF87	SYSTEM	8	2
Serial mode register_1	SMR_1	8	H'FF88	SCI_1	8	2
I <sup>2</sup> C bus control register_1	ICCR_1	8	H'FF88	IIC_1	8	2
Bit rate register_1	BRR_1	8	H'FF89	SCI_1	8	2
I <sup>2</sup> C bus status register_1	ICSR_1	8	H'FF89	IIC_1	8	2
Serial control register_1	SCR_1	8	H'FF8A	SCI_1	8	2

		Number			Data Bus	Number of Access
Register Name	Abbreviation	of Bits	Address	Module	Width	States
Transmit data register_1	TDR_1	8	H'FF8B	SCI_1	8	2
Serial status register_1	SSR_1	8	H'FF8C	SCI_1	8	2
Receive data register_1	RDR_1	8	H'FF8D	SCI_1	8	2
Smart card mode register_1	SCMR_1	8	H'FF8E	SCI_1	8	2
I <sup>2</sup> C bus data register_1	ICDR_1	8	H'FF8E	IIC_1	8	2
Second slave address register_1	SARX_1	8	H'FF8E	IIC_1	8	2
I <sup>2</sup> C bus mode register_1	ICMR_1	8	H'FF8F	IIC_1	8	2
Slave address register_1	SAR_1	8	H'FF8F	IIC_1	8	2
Timer interrupt enable register	TIER	8	H'FF90	FRT	8	2
Timer control/status register	TCSR	8	H'FF91	FRT	8	2
Free running counter H	FRCH	8	H'FF92	FRT	8	2
Free running counter L	FRCL	8	H'FF93	FRT	8	2
Output control register AH	OCRAH	8	H'FF94	FRT	8	2
Output control register BH	OCRBH	8	H'FF94	FRT	8	2
Output control register AL	OCRAL	8	H'FF95	FRT	8	2
Output control register BL	OCRBL	8	H'FF95	FRT	8	2
Timer control register	TCR	8	H'FF96	FRT	8	2
Timer output compare control register	TOCR	8	H'FF97	FRT	8	2
Input capture register AH	ICRAH	8	H'FF98	FRT	8	2
Output control register ARH	OCRARH	8	H'FF98	FRT	8	2
Input capture register AL	ICRAL	8	H'FF99	FRT	8	2
Output control register ARL	OCRARL	8	H'FF99	FRT	8	2
Input capture register BH	ICRBH	8	H'FF9A	FRT	8	2
Output control register AFH	OCRAFH	8	H'FF9A	FRT	8	2
Input capture register BL	ICRBL	8	H'FF9B	FRT	8	2
Output control register AFL	OCRAFL	8	H'FF9B	FRT	8	2
Input capture register CH	ICRCH	8	H'FF9C	FRT	8	2
Output compare register DMH	OCRDMH	8	H'FF9C	FRT	8	2
Input capture register CL	ICRCL	8	H'FF9D	FRT	8	2
Output compare register DML	OCRDML	8	H'FF9D	FRT	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Input capture register DH	ICRDH	8	H'FF9E	FRT	8	2
Input capture register DL	ICRDL	8	H'FF9F	FRT	8	2
PWM (D/A) control register	DACR	8	H'FFA0	PWMX	8	2
PWM (D/A) data register AH	DADRAH	8	H'FFA0	PWMX	8	2
PWM (D/A) data register AL	DADRAL	8	H'FFA1	PWMX	8	2
PWM (D/A) counter H	DACNTH	8	H'FFA6	PWMX	8	2
PWM (D/A) data register BH	DADRBH	8	H'FFA6	PWMX	8	2
PWM (D/A) counter L	DACNTL	8	H'FFA7	PWMX	8	2
PWM (D/A) data register BL	DADRBL	8	H'FFA7	PWMX	8	2
Timer control/status register_0	TCSR_0	8	H'FFA8	WDT_0	8	2
Timer counter_0	TCNT_0	8	H'FFA8 (write)	WDT_0	8	2
Timer counter_0	TCNT_0	8	H'FFA9 (read)	WDT_0	8	2
Port A output data register	PAODR	8	H'FFAA	PORT	8	2
Port A input data register	PAPIN	8	H'FFAB	PORT	8	2
Port A data direction register	PADDR	8	H'FFAB	PORT	8	2
Port 1 pull-up MOS control registe	er P1PCR	8	H'FFAC	PORT	8	2
Port 2 pull-up MOS control registe	er P2PCR	8	H'FFAD	PORT	8	2
Port 3 pull-up MOS control registe	er P3PCR	8	H'FFAE	PORT	8	2
Port 1 data direction register	P1DDR	8	H'FFB0	PORT	8	2
Port 2 data direction register	P2DDR	8	H'FFB1	PORT	8	2
Port 1 data register	P1DR	8	H'FFB2	PORT	8	2
Port 2 data register	P2DR	8	H'FFB3	PORT	8	2
Port 3 data direction register	P3DDR	8	H'FFB4	PORT	8	2
Port 4 data direction register	P4DDR	8	H'FFB5	PORT	8	2
Port 3 data register	P3DR	8	H'FFB6	PORT	8	2
Port 4 data register	P4DR	8	H'FFB7	PORT	8	2
Port 5 data direction register	P5DDR	8	H'FFB8	PORT	8	2
Port 6 data direction register	P6DDR	8	H'FFB9	PORT	8	2
Port 5 data register	P5DR	8	H'FFBA	PORT	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port 6 data register	P6DR	8	H'FFBB	PORT	8	2
Port B output data register	PBODR	8	H'FFBC	PORT	8	2
Port B input data register	PBPIN	8	H'FFBD (read)	PORT	8	2
Port 8 data direction register	P8DDR	8	H'FFBD (write)	PORT	8	2
Port 7 input data register	P7PIN	8	H'FFBE (read)	PORT	8	2
Port B data direction register	PBDDR	8	H'FFBE (write)	PORT	8	2
Port 8 data register	P8DR	8	H'FFBF	PORT	8	2
Port 9 data direction register	P9DDR	8	H'FFC0	PORT	8	2
Port 9 data register	P9DR	8	H'FFC1	PORT	8	2
Interrupt enable register	IER	8	H'FFC2	INT	8	2
Serial timer control register	STCR	8	H'FFC3	SYSTEM	8	2
System control register	SYSCR	8	H'FFC4	SYSTEM	8	2
Mode control register	MDCR	8	H'FFC5	SYSTEM	8	2
Bus control register	BCR	8	H'FFC6	BSC	8	2
Wait state control register	WSCR	8	H'FFC7	BSC	8	2
Timer control register_0	TCR_0	8	H'FFC8	TMR_0	8	2
Timer control register_1	TCR_1	8	H'FFC9	TMR_1	8	2
Timer control/status register_0	TCSR_0	8	H'FFCA	TMR_0	8	2
Timer control/status register_1	TCSR_1	8	H'FFCB	TMR_1	16	2
Time constant register A_0	TCORA_0	8	H'FFCC	TMR_0	16	2
Time constant register A_1	TCORA_1	8	H'FFCD	TMR_1	16	2
Time constant register B_0	TCORB_0	8	H'FFCE	TMR_0	16	2
Time constant register B_1	TCORB_1	8	H'FFCF	TMR_1	16	2
Timer counter_0	TCNT_0	8	H'FFD0	TMR_0	16	2
Timer counter_1	TCNT_1	8	H'FFD1	TMR_1	16	2
I <sup>2</sup> C bus control register_0	ICCR_0	8	H'FFD8	IIC_0	8	2
I <sup>2</sup> C bus status register_0	ICSR_0	8	H'FFD9	IIC_0	8	2
l <sup>2</sup> C bus data register_0	ICDR_0	8	H'FFDE	IIC_0	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Second slave address register_0	SARX_0	8	H'FFDE	IIC_0	8	2
I <sup>2</sup> C bus mode register_0	ICMR_0	8	H'FFDF	IIC_0	8	2
Slave address register_0	SAR_0	8	H'FFDF	IIC_0	8	2
Timer control/status register_1	TCSR_1	8	H'FFEA	WDT_1	8	2
Timer counter_1	TCNT_1	8	H'FFEA (write)	WDT_1	8	2
Timer counter_1	TCNT_1	8	H'FFEB (read)	WDT_1	8	2
Timer control register_X	TCR_X	8	H'FFF0	TMR_X	16	2
Timer control register_Y	TCR_Y	8	H'FFF0	TMR_Y	16	2
Keyboard matrix interrupt register 6	KMIMR	8	H'FFF1	INT	8	2
Timer control/status register_X	TCSR_X	8	H'FFF1	TMR_X	16	2
Timer control/status register_Y	TCSR_Y	8	H'FFF1	TMR_Y	16	2
Pull-up MOS control register	KMPCR	8	H'FFF2	PORT	8	2
Input capture register R	TICRR	8	H'FFF2	TMR_X	16	2
Time constant register A_Y	TCORA_Y	8	H'FFF2	TMR_Y	16	2
Keyboard matrix interrupt register A	KMIMRA	8	H'FFF3	INT	8	2
Input capture register F	TICRF	8	H'FFF3	TMR_X	16	2
Time constant register B_Y	TCORB_Y	8	H'FFF3	TMR_Y	16	2
Timer counter_X	TCNT_X	8	H'FFF4	TMR_X	16	2
Timer counter_Y	TCNT_Y	8	H'FFF4	TMR_Y	16	2
Timer constant register C	TCORC	8	H'FFF5	TMR_X	16	2
Timer input select register	TISR	8	H'FFF5	TMR_Y	16	2
Timer constant register A_X	TCORA_X	8	H'FFF6	TMR_X	16	2
Timer constant register B_X	TCORB_X	8	H'FFF7	TMR_X	16	2
Timer connection register I	TCONRI	8	H'FFFC	TMR_X	8	2
Timer connection register S	TCONRS	8	H'FFFE	TMR_Y	8	2

Note: \* The program development tool (emulator) does not support this register.

### 20.2 Register Bits

Register addresses and bit names of the on-chip peripheral modules are described below.

16-bit registers are shown as 2 lines.

Register Abbrevi-									
ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCRXY <sup>*3</sup>	OSX	OEY	CKSX	CKSY	—	_	_	_	TMR_X, TMR_Y
P7ODR*3	P77ODR	P76ODR	P75ODR	P740DR	P73ODR	P72ODR	P710DR	P70ODR	PORT
P7DDR*3	P77DDR	P76DDR	P75DDR	P74DDR	P73DDR	P72DDR	P71DDR	P70DDR	_
SPSR*3	SPS1	_	_	_	_	_	_	_	SCI_1
TWR0MW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	LPC
TWR0SW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR3	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR4	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR5	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR6	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR9	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR10	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR11	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR12	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR13	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TWR14	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TWR15	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
IDR3	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ODR3	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
STR3 <sup>*1</sup>	IBF3B	OBF3B	MWMF	SWMF	C/D3	DBU32	IBF3A	OBF3A	
STR3 <sup>*2</sup>	DBU37	DBU36	DBU35	DBU34	C/D3	DBU32	IBF3A	OBF3A	
LADR3H	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
LADR3L	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	_	Bit 1	TWRE	

Register Abbrevi-									
ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
SIRQCR0	Q/C	SELREQ	IEDIR	SMIE3B	SMIE3A	SMIE2	IRQ12E1	IRQ1E1	LPC
SIRQCR1	IRQ11E3	IRQ10E3	IRQ9E3	IRQ6E3	IRQ11E2	IRQ10E2	IRQ9E2	IRQ6E2	_
IDR1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ODR1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
STR1	DBU17	DBU16	DBU15	DBU14	C/D1	DBU12	IBF1	OBF1	_
IDR2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ODR2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
STR2	DBU27	DBU26	DBU25	DBU24	C/D2	DBU22	IBF2	OBF2	-
HISEL	SELSTR3	SELIRQ11	SELIRQ10	SELIRQ9	SELIRQ6	SELSMI	SELIRQ12	SELIRQ1	-
HICR0	LPC3E	LPC2E	LPC1E	FGA20E	SDWNE	PMEE	LSMIE	LSCIE	-
HICR1	LPCBSY	CLKREQ	IRQBSY	LRSTB	SDWNB	PMEB	LSMIB	LSCIB	-
HICR2	GA20	LRST	SDWN	ABRT	IBFIE3	IBFIE2	IBFIE1	ERRIE	-
HICR3	LFRAME	CLKRUN	SERIRQ	LRESET	LPCPD	PME	LSMI	LSCI	-
WUEMRB	WUEMR7	WUEMR6	WUEMR5	WUEMR4	WUEMR3	WUEMR2	WUEMR1	WUEMR0	INT
ICXR_0	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_0
ICXR_1	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_1
KBCRH_0	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS	Keyboar
KBCRL_0	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0	buffer
KBBR_0	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	0
KBCRH_1	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS	Keyboar
KBCRL_1	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0	buffer
KBBR_1	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	_ controlle _1
KBCRH_2	KBIOE	KCLKI	KDI	KBFSEL	KBIE	KBF	PER	KBS	Keyboar
KBCRL_2	KBE	KCLKO	KDO	_	RXCR3	RXCR2	RXCR1	RXCR0	buffer
KBBR_2	KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	_ controlle _2
DDCSWR	_	_	_	_	CLR3	CLR2	CLR1	CLR0	- IIC_0
ICRA	ICRA7	ICRA6	ICRA5	ICRA4	ICRA3	ICRA2	ICRA1	ICRA0	INT
ICRB	ICRB7	ICRB6	ICRB5	ICRB4	ICRB3	ICRB2	ICRB1	ICRB0	_
ICRC	ICRC7	ICRC6	ICRC5	ICRC4	ICRC3	ICRC2	ICRC1	ICRC0	_
ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	-
ISCRH	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	-
ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	-
ABRKCR	CMF				_			BIE	-
	Civii								_

Rev. 2.00 Mar 21, 2006 page 468 of 518 REJ09B0299-0200

A22

A21

BARA

A23

## RENESAS

A19

A20

A18

A17

A16

Register Abbrevi-									
-	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
BARB	A15	A14	A13	A12	A11	A10	A9	A8	INT
BARC	A7	A6	A5	A4	A3	A2	A1	_	
FLMCR1	FWE	SWE	_	_	EV	PV	E	Р	FLASH
FLMCR2	FLER	—	—	—	—	_	ESU	PSU	_
EBR1	_	_	_	—	_	_	_	_	
SYSCR2	KWUL1	KWUL0	P6PUE	_	SDE	CS4E	CS3E	HI12E	SYSTEM
EBR2	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	FLASH
SBYCR	SSBY	STS2	STS1	STS0	_	SCK2	SCK1	SCK0	SYSTEM
LPWRCR	DTON	LSON	NESEL	EXCLE	_	_	_	_	_
MSTPCRH	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	_
MSTPCRL	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0	_
SMR_1	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI_1
ICCR_1	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_1
BRR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	SCI_1
ICSR_1	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	IIC_1
SCR_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	SCI_1
TDR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
SSR_1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_
RDR_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
SCMR_1	_	_	_	_	SDIR	SINV	_	SMIF	_
ICDR_1	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	IIC_1
SARX_1	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	_
ICMR_1	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	_
SAR_1	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	_
TIER	ICIAE	ICIBE	ICICE	ICIDE	OCIAE	OCIBE	OVIE	_	FRT
TCSR	ICFA	ICFB	ICFC	ICFD	OCFA	OCFB	OVF	CCLRA	_
FRCH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
FRCL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
OCRAH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
OCRBH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
OCRAL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
OCRBL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TCR	IEDGA	IEDGB	IEDGC	IEDGD	BUFEA	BUFEB	CKS1	CKS0	_
TOCR	ICRDMS	OCRAMS	ICRS	OCRS	OEA	OEB	OLVLA	OLVLB	_

Register Abbrevi-									
ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
ICRAH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	FRT
OCRARH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
ICRAL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
OCRARL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ICRBH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
OCRAFH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
ICRBL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
OCRAFL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ICRCH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
OCRDMH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
ICRCL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
OCRDML	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ICRDH	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_
ICRDL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
DACR	TEST	PWME	_	_	OEB	OEA	OS	CKS	PWMX
DADRAH	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	_
DADRAL	DA5	DA4	DA3	DA2	DA1	DA0	CFS	_	_
DACNTH	UC7	UC6	UC5	UC4	UC3	UC2	UC1	UC0	_
DADRBH	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	_
DACNTL	UC8	UC9	UC10	UC11	UC12	UC13	_	REGS	_
DADRBL	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS	_
TCSR_0	OVF	WT/ĪT	TME	_	RST/NMI	CKS2	CKS1	CKS0	WDT_0
TCNT_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
PAODR	PA7ODR	PA6ODR	PA5ODR	PA40DR	PA3ODR	PA2ODR	PA10DR	PA0ODR	PORT
PAPIN	PA7PIN	PA6PIN	PA5PIN	PA4PIN	<b>PA3PIN</b>	PA2PIN	PA1PIN	PA0PIN	_
PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR	_
P1PCR	P17PCR	P16PCR	P15PCR	P14PCR	P13PCR	P12PCR	P11PCR	P10PCR	_
P2PCR	P27PCR	P26PCR	P25PCR	P24PCR	P23PCR	P22PCR	P21PCR	P20PCR	_
P3PCR	P37PCR	P36PCR	P35PCR	P34PCR	P33PCR	P32PCR	P31PCR	P30PCR	_
P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	_
P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	_
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	_
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	_
P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	_

Rev. 2.00 Mar 21, 2006 page 470 of 518 REJ09B0299-0200

P4DDR         P47DDR         P46DDR         P45DDR         P44DDR         P43DDR         P42DDR         P41DDR         P40DDR         P40DDR           P3DR         P37DR         P36DR         P35DR         P34DR         P33DR         P32DR         P31DR         P30DR           P4DR         P47DR         P46DR         P45DR         P44DR         P43DR         P42DR         P41DR         P40DR         P40DR           P5DDR         -         -         -         -         -         P52DDR         P51DDR         P50DDR           P6DDR         P67DDR         P66DDR         P65DDR         P64DDR         P63DR         P62DR         P61DDR         P60DR           P5DR         -         -         -         -         P52DR         P61DR         P60DR           P6DR         P67DR         P66DR         P65DR         P64DR         P63DR         P62DR         P61DR         P60DR           P8DR         P870DR         P860DR         P85DR         P84DR         P83DR         P82DR         P81DR         P80DR           P8DR         P86DR         P85DR         P84DR         P83DR         P82DR         P80DR         P80DR           P7PIN	Register Abbrevi-									
P3DR         P3TDR         P36DR         P35DR         P34DR         P33DR         P32DR         P31DR         P30DR           P4DR         P47DR         P46DR         P45DR         P44DR         P43DR         P42DR         P41DR         P40DR           P5DDR             P52DDR         P51DDR         P50DDR           P6DDR         P67DDR         P66DDR         P65DDR         P64DDR         P63DDR         P62DDR         P61DDR         P60DDR           P60DR             P52DR         P51DR         P60DR           P60DR         P67DR         P66DR         P65DR         P64DR         P63DR         P62DR         P61DR         P60DR           P80DR         P87DR         P66DR         P65DR         P84DOR         P83DDR         P82DDR         P81DDR         P80DR           P87DN         P77PIN         P76PIN         P75PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           P9DR         P96DR         P86DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DR         P97DR         P96DR	ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
P4DR         P47DR         P46DR         P45DR         P44DR         P43DR         P42DR         P41DR         P40DR           P5DDR         -         -         -         -         -         P51DDR         P51DDR         P50DDR           P6DDR         P67DDR         P66DDR         P66DDR         P64DDR         P63DDR         P61DDR         P60DDR           P5DR         -         -         -         -         P52DR         P51DR         P60DDR           P6DR         P67DR         P66DR         P65DR         P64DR         P63DR         P62DR         P61DR         P60DR           PB0DR         PB70DR         PB60DR         PB50DR         PB40DR         PB30DR         PB2DR         PB10DR         PB00DR           PB7DN         PB7PIN         PB6DR         PB5DDR         PB4DR         PB3DR         PB2DR         PB1DR         PB0DR           P77IN         P77PIN         P76PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           PB7DR         PB6DR         PB5DR         PB4DR         PB3DR         PB2DR         PB1DR         PB0DR           P9DR         P97DR         P96DR         P95DR         P9	P4DDR	P47DDR	P46DDR	P45DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR	PORT
P5DDR         -         -         -         P51DDR         P51DDR         P50DDR           P6DDR         P67DDR         P66DDR         P65DDR         P64DDR         P63DDR         P61DDR         P60DDR           P5DR         -         -         -         -         -         P52DR         P51DR         P60DR           P6DR         P67DR         P66DR         P65DR         P64DR         P63DR         P61DR         P60DR           PBOR         PB70R         PB60DR         P65DR         P64DR         P63DR         P61DR         P60DR           PB0DR         PB70DR         PB60DR         PB50DR         PB40DR         PB30DR         PB20DR         PB10DR         PB00DR           PB7PIN         PB7PIN         PB6DDR         PB50DR         PB40DR         PB3DDR         PB20DR         PB10DR         P80DR           P97DR         P77PIN         P76PIN         P75PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           P97DR         P96DR         P95DR         P94DR         P93DR         P91DR         P91DR         P90DR           P97DR         P96DR         P95DR         P94DR         P93DR         P91DR	P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	_
P6DDR         P6GDDR         P6GDDR         P64DDR         P63DDR         P62DDR         P61DDR         P60DDR           P5DR             P52DR         P51DR         P50DR           P6DR         P67DR         P66DR         P65DR         P64DR         P63DR         P62DR         P61DR         P60DR           PBODR         PB70DR         PB60DR         PB50DR         PB40DR         PB30DR         PB20DR         PB10DR         PB00DR           PBDDR         -         P86DDR         P85DDR         P84DDR         PB30DR         P82DDR         PB1DR         PB0DR           PBDDR         -         P86DDR         P85DDR         P84DDR         P83DR         P82DR         P81DDR         P80DR           P3DDR         P37PIN         P77PIN         P76PIN         P75PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           P3DDR         P96DR         P95DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           SYSCR         -<	P4DR	P47DR	P46DR	P45DR	P44DR	P43DR	P42DR	P41DR	P40DR	_
P5DR         -         -         -         P52DR         P51DR         P50DR           P6DR         P67DR         P66DR         P66DR         P65DR         P64DR         P63DR         P62DR         P61DR         P60DR           PBODR         PB70DR         PB60DR         PB50DR         PB30DR         PB20DR         PB10DR         PB00DR           PBDDR         -         P86DDR         P85DDR         P84DDR         P83DDR         P82DDR         P81DDR         P80DDR           P8DDR         -         P86DDR         P85DDR         P84DDR         P83DDR         P82DDR         P81DDR         P80DDR           P8DDR         P77PIN         P76PIN         P75PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           P8DDR         P80DR         P85DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           SYSCR         -         -	P5DDR	_	_	_	_	_	P52DDR	P51DDR	P50DDR	_
P6DR         P67DR         P66DR         P65DR         P64DR         P63DR         P62DR         P61DR         P60DR           PBODR         PB70DR         PB60DR         PB50DR         PB40DR         PB30DR         PB20DR         PB10DR         PB00DR           PBPIN         PB7PIN         PB6PIN         PB5PIN         PB3PIN         PB2PIN         PB10DR         P800DR           P80DR         -         P86DDR         P85DDR         P84DDR         P83DDR         P82DDR         P81DDR         P80DDR           P80DR         -         P86DDR         P85DDR         P84DR         P83DDR         P82DR         P81DDR         P80DR           P8DR         -         P66DR         P85DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ1E         IRQ0E         INT           SYSCR<	P6DDR	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR	_
PBCOR         PBCOR         PBCOR         PBSODR         PBSODR         PBSODR         PBSODR         PBCOR	P5DR	_	_	_	_	_	P52DR	P51DR	P50DR	
PBPIN         PB7PIN         PB6PIN         PB5PIN         PB4PIN         PB3PIN         PB2PIN         PB1PIN         PB0DR           P8DDR          P86DDR         P85DDR         P84DDR         P83DDR         P82DDR         P81DDR         P80DDR           P7DIN         P77PIN         P76PIN         P75PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           PBDDR         PB7DDR         P86DDR         P85DDR         P84DDR         P83DR         P82DDR         P81DDR         P80DR           P9DDR         P97DDR         P96DDR         P95DDR         P94DDR         P93DR         P92DR         P91DDR         P90DR           P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           SYSCR          -         ICK1         IICX0         IICE         FLSHE         -         ICK51         ICK30         SYSTI           SYSCR         -         -         ICIS0         BRSTRM         BRSTS1         BRSTS0	P6DR	P67DR	P66DR	P65DR	P64DR	P63DR	P62DR	P61DR	P60DR	
P8DDR          P86DDR         P85DDR         P84DDR         P83DDR         P82DDR         P81DDR         P80DDR           P7PIN         P77PIN         P76PIN         P75PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           PBDDR         PB7DDR         P86DDR         P85DDR         P84DDR         P83DR         P82DR         P81DR         P80DR           P9DR          P86DR         P85DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DR          P86DR         P95DR         P94DR         P93DR         P91DR         P90DR         P90DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           STCR         IICS         IICX1         IICX0         IICE         FLSHE         -         ICKS1         ICKS0         SYST           SYSCR         -         -         ICIS0         BRSTRM         BRSTS1         BRSTS0         -         IOS1	PBODR	PB7ODR	PB6ODR	PB50DR	PB40DR	PB3ODR	PB2ODR	PB10DR	PB0ODR	_
P7PIN         P77PIN         P76PIN         P75PIN         P74PIN         P73PIN         P72PIN         P71PIN         P70PIN           PBDDR         PB7DDR         PB6DDR         PB5DDR         PB4DDR         PB3DDR         PB2DDR         PB1DDR         PB0DDR           PBDDR         —         P86DR         P85DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DR         —         P86DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           STCR         IICS         IICX1         IICX0         IICE         FLSHE         —         ICK51         ICKs0         SYST           SYSCR         —         —         INTM1         INTM0         XRST         NMIEG         HIE         RAME           MDCR         EXPE         —         —         —         MDS1         MDS0           BCR         —<	PBPIN	PB7PIN	PB6PIN	PB5PIN	PB4PIN	PB3PIN	PB2PIN	PB1PIN	PB0PIN	_
PBDDR         PB7DDR         PB6DDR         PB5DDR         PB4DDR         PB3DDR         PB2DDR         PB1DDR         PB0DDR           P8DR         -         P86DR         P85DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DR         P97DDR         P96DDR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           SYSCR         -         -         INTM1         INTM0         XRST         NMIEG         HIE         RAME           MDCR         EXPE         -         -         -         MDS1         MDS0           BCR         -         ICIS0         BRSTRM         BRSTS1         BRSTS0         -         IOS1         IOS0           WSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEA         OVIE         C	P8DDR	_	P86DDR	P85DDR	P84DDR	P83DDR	P82DDR	P81DDR	P80DDR	_
P8DR         —         P86DR         P85DR         P84DR         P83DR         P82DR         P81DR         P80DR           P9DDR         P97DDR         P96DDR         P95DDR         P94DDR         P93DDR         P92DR         P91DDR         P90DDR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           STCR         IICS         IICX1         IICX0         IICE         FLSHE         —         ICKS1         ICKs0         SYST           SYSCR         —         —         INTM1         INTM0         XRST         NMIEG         HIE         RAME           MDCR         EXPE         —         —         —         —         IOS1         IOS0         BSC           WSCR         —         ICIS0         BRSTRM         BRSTS1         BRSTS0         —         IOS1         IOS0         MR	P7PIN	P77PIN	P76PIN	P75PIN	P74PIN	P73PIN	P72PIN	P71PIN	P70PIN	_
P9DDR         P97DDR         P96DDR         P95DDR         P94DDR         P93DDR         P92DDR         P91DDR         P90DDR           P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           STCR         IICS         IICX1         IICX0         IICE         FLSHE         -         ICKS1         ICKS0         SYSTI           SYSCR         -         -         INTM1         INTM0         XRST         NMIEG         HIE         RAME           MDCR         EXPE         -         -         -         -         MDS1         MDS0           BCR         -         ICIS0         BRSTRM         BRSTS1         BRSTS0         -         IOS1         IOS0         BSC           VSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0           TCSR_1	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	_
P9DR         P97DR         P96DR         P95DR         P94DR         P93DR         P92DR         P91DR         P90DR           IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           STCR         IICS         IICX1         IICX0         IICE         FLSHE          ICKS1         ICKS0         SYSTE           SYSCR         -         -         INTM1         INTM0         XRST         NMIEG         HIE         RAME           MDCR         EXPE         -         -         -         -         MDS1         MDS0           BCR         -         ICIS0         BRSTRM         BRSTS1         BRSTS0         -         IOS1         IOS0         BSC           WSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCORA_0 </td <td>P8DR</td> <td>_</td> <td>P86DR</td> <td>P85DR</td> <td>P84DR</td> <td>P83DR</td> <td>P82DR</td> <td>P81DR</td> <td>P80DR</td> <td>_</td>	P8DR	_	P86DR	P85DR	P84DR	P83DR	P82DR	P81DR	P80DR	_
IER         IRQ7E         IRQ6E         IRQ5E         IRQ4E         IRQ3E         IRQ2E         IRQ1E         IRQ0E         INT           STCR         IICS         IICX1         IICX0         IICE         FLSHE          ICKS1         ICKS0         SYST           SYSCR         -         -         INTM1         INTM0         XRST         NMIEG         HIE         RAME         SYST           MDCR         EXPE         -         -         -         -         MDS1         MDS0         BCR         -         IOS1         IOS0         BSC           WSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0         TMR	P9DDR	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR	_
STCR         IICS         IICX1         IICX0         IICE         FLSHE         —         ICKS1         ICKS0         SYST           SYSCR         —         —         INTM1         INTM0         XRST         NMIEG         HIE         RAME           MDCR         EXPE         —         —         —         —         —         MDS0           BCR         —         ICIS0         BRSTRM         BRSTS1         BRSTS0         —         IOS1         IOS0         BSC           WSCR         —         —         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bi	P9DR	P97DR	P96DR	P95DR	P94DR	P93DR	P92DR	P91DR	P90DR	_
SYSCR         -         INTM1         INTM0         XRST         NMIEG         HIE         RAME           MDCR         EXPE         -         -         -         -         MDS1         MDS0           BCR         -         ICIS0         BRSTRM         BRSTS1         BRSTS0         -         IOS1         IOS0         BSC           WSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCR_1         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	INT
MDCR         EXPE         -         -         -         -         -         MDS1         MDS0           BCR         -         ICIS0         BRSTRM         BRSTS1         BRSTS0         -         IOS1         IOS0         BSC           WSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCR_1         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0	STCR	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0	SYSTEM
BCR         -         ICIS0         BRSTRM         BRSTS1         BRSTS0         -         IOS1         IOS0         BSC           WSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCR_1         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit	SYSCR	_	_	INTM1	INTM0	XRST	NMIEG	HIE	RAME	_
WSCR         -         -         ABW         AST         WMS1         WMS0         WC1         WC0           TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCR_1         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCR_0         CMFB         CMIEA         OVF         ADTE         OS3         OS2         OS1         OS0           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0 <tr< td=""><td>MDCR</td><td>EXPE</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>MDS1</td><td>MDS0</td><td>_</td></tr<>	MDCR	EXPE	_	_	_	_	_	MDS1	MDS0	_
TCR_0         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCR_1         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCR_1         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0         TMR_1           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCSR_1         CMFB         CMFA         OVF         —         OS3         OS2         OS1         OS0           TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1	BCR	_	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	IOS1	IOS0	BSC
TCR_1         CMIEB         CMIEA         OVIE         CCLR1         CCLR0         CKS2         CKS1         CKS0           TCSR_0         CMFB         CMFA         OVF         ADTE         OS3         OS2         OS1         OS0           TCSR_1         CMFB         CMFA         OVF         —         OS3         OS2         OS1         OS0           TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0 <td>WSCR</td> <td>_</td> <td>_</td> <td>ABW</td> <td>AST</td> <td>WMS1</td> <td>WMS0</td> <td>WC1</td> <td>WC0</td> <td>_</td>	WSCR	_	_	ABW	AST	WMS1	WMS0	WC1	WC0	_
TCR_1       CMIEB       CMIEA       OVIE       CCLRI       CCLR0       CKS2       CKS1       CKS0         TCSR_0       CMFB       CMFA       OVF       ADTE       OS3       OS2       OS1       OS0         TCSR_1       CMFB       CMFA       OVF       —       OS3       OS2       OS1       OS0         TCORA_0       Bit 7       Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         TCORA_1       Bit 7       Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         TCORB_0       Bit 7       Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         TCORB_1       Bit 7       Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         TCNT_0       Bit 7       Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         TCNT_1       Bit 7       Bit 6       Bit 5       Bit 4       Bit 3       Bit 2       Bit 1       Bit 0         ICCR_0       ICE       IEIC       MST       TRS       ACKE       BBSY       IRIC       SCP </td <td>TCR_0</td> <td>CMIEB</td> <td>CMIEA</td> <td>OVIE</td> <td>CCLR1</td> <td>CCLR0</td> <td>CKS2</td> <td>CKS1</td> <td>CKS0</td> <td>TMR_0,</td>	TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_0,
TCSR_1         CMFB         CMFA         OVF         —         OS3         OS2         OS1         OS0           TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IIC_0  <	TCR_1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_1
TCORA_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IIC_0<	TCSR_0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0	_
TCORA_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IIC_0	TCSR_1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	_
TCORB_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNR_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IIC_0	TCORA_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TCORB_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IIC_0	TCORA_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TCNT_0         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IIC_0	TCORB_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TCNT_1         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           ICCR_0         ICE         IEIC         MST         TRS         ACKE         BBSY         IRIC         SCP         IIC_0	TCORB_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ICCR_0 ICE IEIC MST TRS ACKE BBSY IRIC SCP IIC_0	TCNT_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
	TCNT_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
ICSR_0 ESTP STOP IRTR AASX AL AAS ADZ ACKB	ICCR_0	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_0
	ICSR_0	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	_
ICDR_0 ICDR7 ICDR6 ICDR5 ICDR4 ICDR3 ICDR2 ICDR1 ICDR0	ICDR_0	ICDR7	ICDR6	ICDR5	ICDR4	ICDR3	ICDR2	ICDR1	ICDR0	_

Register Abbrevi-									
ation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
SARX_0	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	IIC_0
ICMR_0	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	_
SAR_0	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	_
TCSR_1	OVF	WT/IT	TME	PSS	RST/NMI	CKS2	CKS1	CKS0	WDT_1
TCNT_1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TCR_X	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_X
TCR_Y	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR_Y
KMIMR	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0	INT
TCSR_X	CMFB	CMFA	OVF	ICF	OS3	OS2	OS1	OS0	TMR_X
TCSR_Y	CMFB	CMFA	OVF	ICIE	OS3	OS2	OS1	OS0	TMR_Y
KMPCR	KMIMR7	KMIMR6	KMIMR5	KMIMR4	KMIMR3	KMIMR2	KMIMR1	KMIMR0	PORT
TICRR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_X
TCORA_Y	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_Y
KMIMRA	KMIMR15	KMIMR14	KMIMR13	KMIMR12	KMIMR11	KMIMR10	KMIMR9	KMIMR8	INT
TICRF	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_X
TCORB_Y	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_Y
TCNT_X	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_X
TCNT_Y	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_Y
TCORC	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_X
TISR	_	_	_	_	_	_	_	IS	TMR_Y
TCORA_X	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TMR_X
TCORB_X	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
TCONRI	_	_	_	ICST	_	_	_	_	-
TCONRS	TMRX/Y	_	_	_	_	_	_	_	TMR_Y

Notes: 1. When TWRE = 1 or SELSTR3 = 0 in LADR3L

2. When TWRE = 0 and SELSTR3 = 1 in LADR3L

3. The program development tool (emulator) does not support this register.

# 20.3 Register States in Each Operating Mode

Register Abbrevia-		High-Speed/ Medium-					Module	Software	Hardware	
tion	Reset	Speed	Watch	Sleep	Sub-Active	Sub-Sleep	Stop	Standby	Standby	Module
TCRXY <sup>*</sup>	Initialized	_	—	_	_	_	_	—	Initialized	TMR_X, TMR_Y
P70DR <sup>*</sup>	Initialized	_	_	_	_	_	_	_	Initialized	PORT
P7DDR*	Initialized	_	_	_	_	_	_	_	Initialized	_
SPSR*	Initialized	_	_	_	_	_	—	_	Initialized	SCI_1
TWR0MW	_	_	_	_	_	_	_	_	_	LPC
TWR0SW	_	_	_	_	_	_	_	_	_	
TWR1	_	_	_	_	_	_	_	_	_	_
TWR2	_	_	_	_	_	_	_	_	_	_
TWR3	_	_	_	_	_	_	_	_	_	_
TWR4	_	_	_	_	_	_	—	_	_	_
TWR5	_	_	_	_	-	_	_	_	_	_
TWR6	_	_	_	_	_	_	_	_	_	_
TWR7	_	_	_	_	_	_	_	_	_	_
TWR8	_	_	_	_	_	_	_	_	_	_
TWR9	_	_	_	_	_	_	_	_	_	_
TWR10	_	_	_	_	_	_	—	_	_	_
TWR11	_	_	_	_	_	_	—	_	_	_
TWR12	_	_	_	_	-	_	_	_	_	_
TWR13	_	_	_	_	-	_	_	_	_	_
TWR14	_	_	_	_	_	_	—	_	_	_
TWR15	_	_	_	_	-	_	_	_	_	_
IDR3	_	_	_	_	-	_	_	_	_	_
ODR3	_	_	_	_	_	_	—	_	_	_
STR3	Initialized	_	_	_	-	_	_	_	Initialized	_
LADR3H	Initialized	_	_	_	_	_	_	_	Initialized	_
LADR3L	Initialized	_	_	_	_	_	_	_	Initialized	_
SIRQCR0	Initialized	_	_	_	_	_	_	_	Initialized	_
SIRQCR1	Initialized	_	_	_	_	_	_	_	Initialized	_
IDR1	_	_	_	_	_	_	_	_	_	_
ODR1	_	_	_	_	_	_	_	_	_	_

### Section 20 List of Registers

Register Abbrevia-	Deset	High-Speed/ Medium-	Watak	01	Out Asting	Out Olyan	Module	Software	Hardware	Madala
tion	Reset	Speed	Watch	Sleep	Sub-Active	Sub-Sleep	Stop	Standby	Standby	Module
STR1	Initialized	_	_		_	_	_	_	Initialized	LPC
IDR2	_	_	_	_	_	_	_	_	—	_
ODR2		_	_	_	_	_	_	_		_
STR2	Initialized	_	_	_	_	_	_	_	Initialized	_
HISEL	Initialized	_	_	_	_	_	_	_	Initialized	_
HICR0	Initialized	_	_	_	_	_	_	_	Initialized	_
HICR1	Initialized	_	_	_	_	_	_	_	Initialized	_
HICR2	Initialized	_	_	_	_	_	_	_	Initialized	_
HICR3	—	_	_	_	_	—	_	_	_	
WUEMRB	Initialized	_	_	_	_	_	_	_	Initialized	INT
ICXR_0	Initialized	_	_	_	_	_	_	_	Initialized	IIC_0
ICXR_1	Initialized		_	_	_	_	_		Initialized	IIC_1
KBCRH_0	Initialized	—	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	Keyboard
KBCRL_0	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	buffer _ controller_0
KBBR_0	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	
KBCRH_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	Keyboard
KBCRL_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	buffer _ controller_1
KBBR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	
KBCRH_2	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	Keyboard
KBCRL_2	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	buffer _ controller_2
KBBR_2	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	
DDCSWR	Initialized	_	_	_	_	_	_	_	Initialized	IIC_0
ICRA	Initialized	_	_	_	_	_	_	_	Initialized	INT
ICRB	Initialized	_	_	_	_	_	_	_	Initialized	_
ICRC	Initialized	_	_	_	_		_	_	Initialized	_
ISR	Initialized	_	_	_	_	_	_	_	Initialized	_
ISCRH	Initialized	_	_	_	_	_	_	_	Initialized	_
ISCRL	Initialized	_	_	_	_	_	_	_	Initialized	_
ABRKCR	Initialized	_		_	_				Initialized	_
BARA	Initialized	_		_	_				Initialized	_
BARB	Initialized	_	_	_	_	_	_	_	Initialized	_
BARC	Initialized	_	_	_	_	_	_	_	Initialized	_

Register Abbrevia-		High-Speed/ Medium-					Module	Software	Hardware	
tion	Reset	Speed	Watch	Sleep	Sub-Active	Sub-Sleep	Stop	Standby	Standby	Module
FLMCR1	Initialized	_	Initialized	_	Initialized	Initialized	_	Initialized	Initialized	FLASH
FLMCR2	Initialized	_	Initialized	_	Initialized	Initialized	_	Initialized	Initialized	-
EBR1	Initialized	_	Initialized	_	Initialized	Initialized	_	Initialized	Initialized	FLASH
SYSCR2	Initialized	_	_	_	_	_	_	_	Initialized	SYSTEM
EBR2	Initialized	_	Initialized	_	Initialized	Initialized	_	Initialized	Initialized	FLASH
SBYCR	Initialized	_	_	_	_	_	_	_	Initialized	SYSTEM
LPWRCR	Initialized	_	_	_	_	_	_	_	Initialized	-
MSTPCRH	Initialized	_	_	_	_	_	_	_	Initialized	-
MSTPCRL	Initialized	_	_	_	_	_	_	_	Initialized	-
SMR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	SCI_1
ICCR_1	Initialized	_	_	_	_	_	_	_	Initialized	IIC_1
BRR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	SCI_1
ICSR_1	Initialized	_	_	_	_	_	_	_	Initialized	IIC_1
SCR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	SCI_1
TDR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	-
SSR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	-
RDR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	-
SCMR_1	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	_
ICDR_1	_	_	_	_	_	_	_	_	_	IIC_1
SARX_1	Initialized	_	_	_	_	_	_	_	Initialized	-
ICMR_1	Initialized	_	_	_	_	_	_	_	Initialized	-
SAR_1	Initialized	_	_	_	_	_	_	_	Initialized	-
TIER	Initialized	_	_	_	_	_	_	—	Initialized	FRT
TCSR	Initialized	_	_	_	_	_	_	_	Initialized	-
FRCH	Initialized	_	_	_	_	_	_	_	Initialized	_
FRCL	Initialized	_	_	_	_	_	_	_	Initialized	-
OCRAH	Initialized	_	_	_	_	_	_	_	Initialized	-
OCRBH	Initialized	_	_	_	_	_	_	_	Initialized	-
OCRAL	Initialized	_	_	_	_	_	_	_	Initialized	-
OCRBL	Initialized	_	_	_	_	_	_	_	Initialized	-
TCR	Initialized	_	_	_	_	_	_	_	Initialized	-
TOCR	Initialized	_	_	_	_	_	_	_	Initialized	-
ICRAH	Initialized	_	_	_	_	_	_	_	Initialized	_



### Section 20 List of Registers

Register Abbrevia-		High-Speed/ Medium-					Module	Software	Hardware	
tion	Reset	Speed	Watch	Sleep	Sub-Active	Sub-Sleep	Stop	Standby	Standby	Module
OCRARH	Initialized	_	—	—		_	_	_	Initialized	FRT
ICRAL	Initialized	_	_	_	_	_	_	_	Initialized	
OCRARL	Initialized	_	_	—	_	_	_	_	Initialized	_
ICRBH	Initialized	_	_	—	_	_	_	_	Initialized	_
OCRAFH	Initialized	_	_	_	_	_	_	_	Initialized	_
ICRBL	Initialized	_	—	—		_	_	_	Initialized	
OCRAFL	Initialized	_	_	_	_	_	_	_	Initialized	_
ICRCH	Initialized	_	_	_	_	_	_	_	Initialized	
OCRDMH	Initialized	_	_	_	_	_	_	_	Initialized	
ICRCL	Initialized	_	_	_	_	_	_	_	Initialized	_
OCRDML	Initialized	_	_	_	_	_	_	_	Initialized	
ICRDH	Initialized	_	_	_	_	_	_	_	Initialized	
ICRDL	Initialized	_	_	_	_	_	_	_	Initialized	
DACR	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	PWMX
DADRAH	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	
DADRAL	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	_
DACNTH	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	
DADRBH	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	_
DACNTL	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	_
DADRBL	Initialized	_	Initialized	_	Initialized	Initialized	Initialized	Initialized	Initialized	_
TCSR_0	Initialized	_	_	_	_	_	_	_	Initialized	WDT_0
TCNT_0	Initialized	_	_	—	_	_	_	_	Initialized	_
PAODR	Initialized	_	_	—	_	_	_	_	Initialized	PORT
PAPIN	_	_	_	_	_	_	_	_	-	
PADDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P1PCR	Initialized	_	_	_	_	_	_	_	Initialized	_
P2PCR	Initialized	_	_	_	_	_	_	_	Initialized	_
P3PCR	Initialized	_	_	_	_	_	_	_	Initialized	PORT
P1DDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P2DDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P1DR	Initialized	_	_	_	_	_	_	_	Initialized	_
P2DR	Initialized	_	_	_	_	_	_	_	Initialized	_

Register Abbrevia-		High-Speed/ Medium-					Module	Software	Hardware	
tion	Reset	Speed	Watch	Sleep	Sub-Active	Sub-Sleep	Stop	Standby	Standby	Module
P3DDR	Initialized	_	_	_	_	_	_	_	Initialized	PORT
P4DDR	Initialized	_	_	—	_	_	_	—	Initialized	
P3DR	Initialized	_	_	_	_	_	_	—	Initialized	
P4DR	Initialized	_	_	_	_	_	_	_	Initialized	_
P5DDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P6DDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P5DR	Initialized	_	_	_	_	_	_	_	Initialized	_
P6DR	Initialized	_	_	_	_	_	_	_	Initialized	_
PBODR	Initialized	_	_	_	_	_	_	_	Initialized	_
PBPIN	_	_	_	—	_	_	_	_	_	_
P8DDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P7PIN	_	_	_	_	_	_	_	_	_	_
PBDDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P8DR	Initialized	_	_	_	_	_	_	_	Initialized	_
P9DDR	Initialized	_	_	_	_	_	_	_	Initialized	_
P9DR	Initialized	_	_	_	_	_	_	_	Initialized	_
IER	Initialized	_	_	_	_	_	_	_	Initialized	INT
STCR	Initialized	_	_	_	_	_	_	_	Initialized	SYSTEM
SYSCR	Initialized	_	_	_	_	_	_	_	Initialized	_
MDCR	Initialized	_	_	_	_	_	_	_	Initialized	_
BCR	Initialized	_	_	_	_	_	_	_	Initialized	BSC
WSCR	Initialized	_	_	_	_	_	_	_	Initialized	_
TCR_0	Initialized	_	_	_	_	_	_	_	Initialized	TMR_0,
TCR_1	Initialized	_	_	_	_	_	_	_	Initialized	TMR_1
TCSR_0	Initialized	_	_	_	_	_	_	_	Initialized	_
TCSR_1	Initialized	_	_	_	_	_	_	_	Initialized	_
TCORA_0	Initialized	_	_	_	_	_	_	_	Initialized	_
TCORA_1	Initialized	_	_	_	_	_	_	_	Initialized	_
TCORB_0	Initialized	_	_	_	_	_	_	_	Initialized	TMR_0,
TCORB_1	Initialized	_	_	_	_	_	_	_	Initialized	TMR_1
TCNT_0	Initialized	_	_	_	_	_	_	_	Initialized	_
TCNT_1	Initialized	_	_	_	_	_	_	_	Initialized	_

### Section 20 List of Registers

Register Abbrevia-		High-Speed/ Medium-					Module	Software	Hardware	
tion	Reset	Speed	Watch	Sleep	Sub-Active	Sub-Sleep	Stop	Standby	Standby	Module
ICCR_0	Initialized	_	_	_	_	_	_	_	Initialized	IIC_0
ICSR_0	Initialized	_	_	_	_	_	_	_	Initialized	_
ICDR_0	_	_	_	_	_	_	_	_	_	_
SARX_0	Initialized	_	_	_	_	_	_	_	Initialized	_
ICMR_0	Initialized	_	_	_	_	_	_	_	Initialized	_
SAR_0	Initialized	_	_	_	_	_	_	_	Initialized	_
TCSR_1	Initialized	_	_	_	_	_	_	_	Initialized	WDT_1
TCNT_1	Initialized	_	_	_	_	_	_	_	Initialized	-
TCR_X	Initialized	_	_	_	_	_	_	_	Initialized	TMR_X
TCR_Y	Initialized	_	_	_	_	_	_	_	Initialized	TMR_Y
KMIMR	Initialized	_	_	_	_	_	_	_	Initialized	INT
TCSR_X	Initialized	_	_	_	_	_	_	_	Initialized	TMR_X
TCSR_Y	Initialized	_	_	_	_	_	_	_	Initialized	TMR_Y
KMPCR	Initialized	_	_	_	_	_	_	_	Initialized	PORT
TICRR	Initialized	_	_	_	_	_	_	_	Initialized	TMR_X
TCORA_Y	Initialized	_	_	_	_	_	_	_	Initialized	TMR_Y
KMIMRA	Initialized	_	_	_	_	_	_	_	Initialized	INT
TICRF	Initialized	_	_	_	_	_	_	_	Initialized	TMR_X
TCORB_Y	Initialized	_	_	_	_	_	_	_	Initialized	TMR_Y
TCNT_X	Initialized	_	_	_	_	_	_	_	Initialized	TMR_X
TCNT_Y	Initialized	_	_	_	_	_	_	_	Initialized	TMR_Y
TCORC	Initialized	_	_	_	_	_	_	_	Initialized	TMR_X
TISR	Initialized	_	_	_	_	_	_	_	Initialized	TMR_Y
TCORA_X	Initialized	_	_	_	_	_	_	_	Initialized	TMR_X
TCORB_X	Initialized	_	_	_	_	_	_	_	Initialized	_
TCONRI	Initialized	_	_	_	_	_	_	_	Initialized	_
TCONRS	Initialized	_	_	_	_	_	_	_	Initialized	TMR_Y

Note: \* The program development tool (emulator) does not support this register.

Lower Address	Register Name	Register Select Condition	Module Name
H'FE00 <sup>*2</sup>	TCRXY	No condition	TMR_X, TMR_Y
H'FE02*2	P70DR	No condition	PORT
H'FE03 <sup>*2</sup>	P7DDR		
H'FE0F <sup>*2</sup>	SPSR	No condition	SCI_1
H'FE20	TWR0MW	MSTP = 0, $(HI12E = 0)^{*1}$	LPC
	TWR0SW		
H'FE21	TWR1		
H'FE22	TWR2		
H'FE23	TWR3		
H'FE24	TWR4		
H'FE25	TWR5		
H'FE26	TWR6		
H'FE27	TWR7		
H'FE28	TWR8		
H'FE29	TWR9		
H'FE2A	TWR10		
H'FE2B	TWR11		
H'FE2C	TWR12		
H'FE2D	TWR13		
H'FE2E	TWR14		
H'FE2F	TWR15		
H'FE30	IDR3		
H'FE31	ODR3		
H'FE32	STR3		
H'FE34	LADR3H		
H'FE35	LADR3L		
H'FE36	SIRQCR0		
H'FE37	SIRQCR1	—	
H'FE38	IDR1		
H'FE39	ODR1		

## 20.4 Register Select Conditions

### Section 20 List of Registers

Lower Address	Register Name	Register Select Condition	Module Name		
H'FE3A	STR1	$MSTP = 0, (HI12E = 0)^{*1}$	LPC		
H'FE3C	IDR2				
H'FE3D	ODR2				
H'FE3E	STR2				
H'FE3F	HISEL				
H'FE40	HICR0				
H'FE41	HICR1				
H'FE42	HICR2				
H'FE43	HICR3				
H'FE44	WUEMRB	No condition	INT		
H'FED4	ICXR_0	No condition	IIC_0		
H'FED5	ICXR_1		IIC_1		
H'FED8	KBCRH_0	MSTP2 = 0	Keyboard buffer		
H'FED9	KBCRL_0		controller		
H'FEDA	KBBR_0				
H'FEDC	KBCRH_1				
H'FEDD	KBCRL_1				
H'FEDE	KBBR_1				
H'FEE0	KBCRH_2				
H'FEE1	KBCRL_2				
H'FEE2	KBBR_2				
H'FEE6	DDCSWR	MSTP4 = 0	IIC_0		
H'FEE8	ICRA	No condition	INT		
H'FEE9	ICRB				
H'FEEA	ICRC				
H'FEEB	ISR				
H'FEEC	ISCRH				
H'FEED	ISCRL	_			
H'FEF4	ABRKCR				
H'FEF5	BARA	_			
H'FEF6	BARB	_			
H'FEF7	BARC				

Lower Address	Register Name	Register Sele	ect Condition	Module Name
H'FF80	FLMCR1	FLSHE = 1 in	STCR	FLASH
H'FF81	FLMCR2			
H'FF82	EBR1			
H'FF83	SYSCR2	FLSHE = 0 in	STCR	SYSTEM
	EBR2	FLSHE = 1 in	STCR	FLASH
H'FF84	SBYCR	FLSHE = 0 in	STCR	SYSTEM
H'FF85	LPWRCR			
H'FF86	MSTPCRH			
H'FF87	MSTPCRL			
H'FF88	SMR_1	MSTP6 = 0, II	CE = 0 in STCR	SCI_1
	ICCR_1	MSTP3 = 0, II	CE = 1 in STCR	IIC_1
H'FF89	BRR_1	MSTP6 = 0, II	ICE = 0 in STCR	SCI_1
	ICSR_1	MSTP3 = 0, II	CE = 1 in STCR	IIC_1
H'FF8A	SCR_1	MSTP6 = 0		SCI_1
H'FF8B	TDR_1			
H'FF8C	SSR_1			
H'FF8D	RDR_1			
H'FF8E	SCMR_1	MSTP6 = 0, II	CE = 0 in STCR	
	ICDR_1	MSTP3 = 0,	ICE = 1 in ICCR1	IIC_1
	SARX_1	──IICE = 1 in STCR	ICE = 0 in ICCR1	
H'FF8F	ICMR_1		ICE = 1 in ICCR1	
	SAR_1		ICE = 0 in ICCR1	
H'FF90	TIER	MSTP13 = 0		FRT
H'FF91	TCSR			
H'FF92	FRCH			
H'FF93	FRCL			
H'FF94	OCRAH	_	OCRS = 0 in TOCR	
	OCRBH		OCRS = 1 in TOCR	
H'FF95	OCRAL		OCRS = 0 in TOCR	
	OCRBL		OCRS = 1 in TOCR	
H'FF96	TCR			
H'FF97	TOCR			

Lower Address	Register Name	Register Sele	Register Select Condition			
H'FF98	ICRAH	MSTP13 = 0	ICRS = 0 in TOCR	FRT		
	OCRARH		ICRS = 1 in TOCR			
H'FF99	ICRAL		ICRS = 0 in TOCR			
	OCRARL		ICRS = 1 in TOCR	_		
H'FF9A	ICRBH		ICRS = 0 in TOCR			
	OCRAFH		ICRS = 1 in TOCR			
H'FF9B	ICRBL		ICRS = 0 in TOCR			
	OCRAFL		ICRS = 1 in TOCR	_		
H'FF9C	ICRCH		ICRS = 0 in TOCR			
	OCRDMH		ICRS = 1 in TOCR			
H'FF9D	ICRCL		ICRS = 0 in TOCR	_		
	OCRDML		ICRS = 1 in TOCR			
H'FF9E	ICRDH			_		
H'FF9F	ICRDL					
H'FFA0	DACR	MSTP11 = 0, $IICE = 1 in$	REGS = 1 in DACNT/ DADRB	PWMX		
	DADRAH	STCR	REGS = 0 in DACNT/ DADRB			
H'FFA1	DADRAL	MSTP11 = 0, IICE = 1 in STCR	REGS = 0 in DACNT/ DADRB	_		
H'FFA6	DACNTH	MSTP11 = 0, IICE = 1 in	REGS = 1 in DACNT/ DADRB	PWMX		
	DADRBH		REGS = 0 in DACNT/ DADRB			
H'FFA7	DACNTL		REGS = 1 in DACNT/ DADRB	_		
	DADRBL		REGS = 0 in DACNT/ DADRB	_		
H'FFA8	TCSR_0	No condition		WDT_0		
	TCNT_0 (write)					
H'FFA9	TCNT_0 (read)					

Lower Address	Register Name	Register Select Condition	Module Name
H'FFAA	PAODR	No condition	PORT
H'FFAB	PAPIN (read)		
	PADDR (write)		
H'FFAC	P1PCR		
H'FFAD	P2PCR		
H'FFAE	P3PCR		
H'FFB0	P1DDR		
H'FFB1	P2DDR		
H'FFB2	P1DR		
H'FFB3	P2DR		
H'FFB4	P3DDR		
H'FFB5	P4DDR		
H'FFB6	P3DR		
H'FFB7	P4DR		
H'FFB8	P5DDR		
H'FFB9	P6DDR		
H'FFBA	P5DR		
H'FFBB	P6DR		
H'FFBC	PBODR		
H'FFBD	PBPIN (read)		
	P8DDR (write)		
H'FFBE	P7PIN (read)		
	PBDDR (write)		
H'FFBF	P8DR		
H'FFC0	P9DDR		
H'FFC1	P9DR		
H'FFC2	IER	No condition	INT
H'FFC3	STCR	No condition	SYSTEM
H'FFC4	SYSCR		
H'FFC5	MDCR		
H'FFC6	BCR	No condition	BSC
H'FFC7	WSCR		

Lower Address	Register Name	Register Sel	Module Name	
H'FFC8	TCR_0	MSTP12 = 0		TMR_0, TMR_1
H'FFC9	TCR_1			
H'FFCA	TCSR_0			
H'FFCB	TCSR_1			
H'FFCC	TCORA_0			
H'FFCD	TCORA_1			
H'FFCE	TCORB_0			
H'FFCF	TCORB_1			
H'FFD0	TCNT_0			
H'FFD1	TCNT_1			
H'FFD8	ICCR_0	MSTP4 = 0, I	ICE = 1 in STCR	IIC_0
H'FFD9	ICSR_0			
H'FFDE	ICDR_0	MSTP4 = 0,	ICE = 1 in ICCR0	_
	SARX_0	IICE = 1 in STCR	ICE = 0 in ICCR0	_
H'FFDF	ICMR_0		ICE = 1 in ICCR0	_
	SAR_0		ICE = 0 in ICCR0	_
H'FFEA	TCSR_1	No condition		WDT_1
	TCNT_1 (write)			
H'FFEB	TCNT_1 (read)			
H'FFF0	TCR_X	MSTP8 = 0,	TMRX/Y = 0 in TCONRS	TMR_X
	TCR_Y	HIE = 0 in SYSCR	TMRX/Y = 1 in TCONRS	TMR_Y
H'FFF1	KMIMR	MSTP2 = 0, H	HIE = 1 in SYSCR	INT
	TCSR_X	MSTP8 = 0,	TMRX/Y = 0 in TCONRS	TMR_X
	TCSR_Y	HIE = 0 in SYSCR	TMRX/Y = 1 in TCONRS	TMR_Y
H'FFF2	KMPCR	MSTP2 = 0, H	HIE = 1 in SYSCR	PORT
	TICRR	MSTP8 = 0,	TMRX/Y = 0 in TCONRS	TMR_X
	TCORA_Y	HIE = 0 in SYSCR	TMRX/Y = 1 in TCONRS	TMR_Y

Lower Address	Register Name	Register Sel	Register Select Condition			
H'FFF3	KMIMRA	MSTP2 = 0, ł	HIE = 1 in SYSCR	INT		
	TICRF	MSTP8 = 0,	TMRX/Y = 0 in TCONRS	TMR_X		
	TCORB_Y	HIE = 0 in SYSCR	TMRX/Y = 1 in TCONRS	TMR_Y		
H'FFF4	TCNT_X	MSTP8 = 0,	TMRX/Y = 0 in TCONRS	TMR_X		
	TCNT_Y	HIE = 0 in SYSCR	TMRX/Y = 1 in TCONRS	TMR_Y		
H'FFF5	TCORC	MSTP8 = 0,	TMRX/Y = 0 in TCONRS	TMR_X		
	TISR	HIE = 0 in SYSCR	TMRX/Y = 1 in TCONRS	TMR_Y		
H'FFF6	TCORA_X	MSTP8 = 0,	TMRX/Y = 0 in TCONRS	TMR_X		
H'FFF7	TCORB_X	HIE = 0 in SYSCR				
H'FFFC	TCONRI	MSTP8 = 0, ł	HIE = 0 in SYSCR	TMR_X		
H'FFFE	TCONRS	MSTP8 = 0, I	HIE = 0 in SYSCR	TMR_Y		

Notes: 1. Although the settings of the HI12E bit in SYSCR2 do not affect the LPC operation, this bit must not be set to 1 according to the limitation depending on the program development tool (emulator) configuration.

2. The program development tool (emulator) does not support this register.



# Section 21 Electrical Characteristics

## 21.1 Electrical Characteristics

### 21.1.1 Absolute Maximum Ratings

Table 21.1 lists the absolute maximum ratings.

#### Table 21.1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	$V_{cc}, V_{cl}$	–0.3 to +4.3	V
I/O buffer power supply voltage	V <sub>cc</sub> B	–0.3 to +7.0	V
Input voltage (except ports A, P97, P86, P52, and P42)	$V_{in}$	-0.3 to V <sub>cc</sub> + 0.3	V
Input voltage (Port A)	V <sub>in</sub>	-0.3 to V <sub>cc</sub> B + 0.3	V
Input voltage (P97, P86, P52, P42)	V <sub>in</sub>	–0.3 to +7.0	V
Operating temperature	T <sub>opr</sub>	–20 to +75	°C
Operating temperature (flash memory programming/erasing)	T <sub>opr</sub>	–20 to +75	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded. Ensure so that the impressed voltage does not exceed 4.3 V for pins for which the maximum rating is determined by the voltage on the  $V_{cc}$  and  $V_{cL}$  pins, or 7.0 V for pins for which the maximum rating is determined by  $V_{cc}B$ .

The  $V_{\rm cc}$  and  $V_{\rm cL}$  pins must be connected to the  $V_{\rm cc}$  power supply.

## Renesas

### 21.1.2 DC Characteristics

Table 21.2 lists the DC characteristics. Permitted output current values and bus drive characteristics are shown in tables 21.3 and 21.4, respectively.

### Table 21.2DC Characteristics (1)

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

	Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input	P67 to P60 <sup>*1</sup> , KIN15 to KIN8,	(1)*4	$V_{T}^{-}$	$\begin{array}{c} V_{cc} \times 0.2 \\ V_{cc} B \times 0.2 \end{array}$	—	_	V	
voltage	IRQ2 to IRQ0, IRQ5 to IRQ3		$V_{T}^{+}$	_	_	$\begin{array}{c} V_{cc} \times 0.7 \\ V_{cc} B \times 0.7 \end{array}$	-	
		_	$V_{T}^{+} - V_{T}^{-}$	$\begin{array}{c} V_{cc} \times 0.05 \\ V_{cc} B \times 0.05 \end{array}$	—	—	-	
Schmitt	P67 to P60	_	$V_{T}^{-}$	$V_{cc}  imes 0.2$	—	_	V	
trigger input voltage (in	(KWUL = 00)		$V_{T}^{+}$	_	—	$V_{cc}  imes 0.7$	_	
level		_	$V_{_{T}}^{^{+}}-V_{_{T}}^{^{-}}$	$V_{cc}  imes 0.05$	—	_	_	
switching)*6	P67 to P60 (KWUL = 01)	_	$V_{T}^{-}$	$V_{cc}  imes 0.3$	—	_	_	
			$V_{T}^{+}$	_	—	$V_{cc}  imes 0.7$	_	
		_	$V_{\scriptscriptstyle T}^{^*}-V_{\scriptscriptstyle T}^{^-}$	$V_{cc}  imes 0.05$	—	_	_	
	P67 to P60	_	$V_{T}^{-}$	$V_{cc}  imes 0.4$	—	_	_	
	(KWUL = 10)		$V_{T}^{+}$	_	—	$V_{cc}  imes 0.8$	_	
		_	$V_{_{T}}^{^{+}}-V_{_{T}}^{^{-}}$	$V_{cc}  imes 0.03$	—	_	_	
	P67 to P60		$V_{T}^{-}$	$V_{cc}  imes 0.45$	—	_	_	
	(KWUL = 11)		$V_{T}^{+}$	—	—	$V_{cc}  imes 0.9$	_	
			$V_{\scriptscriptstyle T}^{^*}-V_{\scriptscriptstyle T}^{^-}$	0.05	—	_	_	
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	$V_{cc} \times 0.9$	_	V <sub>cc</sub> + 0.3	V	
	EXTAL	-		$V_{cc} \times 0.7$	_	V <sub>cc</sub> + 0.3	=	
	PA7 to PA0	_		$V_{cc}B \times 0.7$		$V_{cc}B + 0.3$	=	

	ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
Input high voltage	P97, P86, P52, (2) P42	V <sub>IH</sub>	$V_{cc} \times 0.7$	_	5.5	V	
	Input pins except (1) and (2) above		$V_{cc} \times 0.7$	_	V <sub>cc</sub> + 0.3	-	
Input low voltage	RES, STBY,(3)MD1, MD0	V	-0.3	_	$V_{cc}  imes 0.1$	V	
	PA7 to PA0		-0.3	_	$V_{cc}B \times 0.2$	_	$V_{cc}B = 3.0 V$ to 4.0 V
					0.8	-	$V_{cc}B = 4.0 V$ to 5.5 V
	NMI, EXTAL, input pins except (1) and (3) above		-0.3	_	$V_{cc} \times 0.2$	_	V <sub>cc</sub> = 3.0 V to 3.6 V
Output high voltage	All output pins (except P97,	V <sub>oh</sub>	$V_{cc} - 0.5$ $V_{cc}B - 0.5$	_	_	V	I <sub>oH</sub> = -200 μA
	P86, P52, and P42) <sup>*2*3*4</sup>		V <sub>cc</sub> – 1.0 V <sub>cc</sub> B – 1.0	_	_	_	$I_{OH} = -1 \text{ mA}, (V_{CC} = 3.0 \text{ V}) to 3.6 \text{ V}, V_{CC} B = 3.0 \text{ V} to 4.5 \text{ V})$
	P97, P86, P52, and P42 <sup>*2</sup>		0.5	_	_	-	I <sub>OH</sub> = -200 μA
Output low voltage	All output pins (except RESO)*3	V <sub>ol</sub>	—	_	0.4	V	I <sub>oL</sub> = 1.6 mA
	Ports 1 to 3		—	—	1.0	-	I <sub>oL</sub> = 5 mA
	RESO		_	_	0.4	-	I <sub>oL</sub> = 1.6 mA

Notes: 1. P67 to P60 include peripheral module inputs multiplexed on those pins.

 P52/ExSCK1/SCL0, P97/SDA0, P86/SCK1/SCL1, and P42/SDA1 are NMOS push-pull outputs.

When the SCL0, SDA0, SCL1, or SDA1 (ICE = 1) pin is used as an output, it is NMOS open-drain output. Therefore, an external pull-up resistor must be connected in order to output high level.

P52/ExSCK1, P97, P86/SCK1, and P42 (ICE = 0) high levels are driven by NMOS. An external pull-up resistor is necessary to provide high-level output from SCK1 and ExSCK1.

- 3. When IICS = 0, ICE = 0, and KBIOE = 0. Low-level output when the bus drive function is selected is determined separately.
- 4. The port A characteristics depend on  $V_{\rm cc}B$  , and the other pins characteristics depend on  $V_{\rm cc}.$

#### Table 21.2 DC Characteristics (2)

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

	ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
Input	RES	I <sub>in</sub>	_	_	10.0	μA	V <sub>in</sub> = 0.5 to
leakage current	STBY, NMI, MD1, MD0		_	—	1.0		$V_{cc} - 0.5 V$
Three-state leakage current (off state)	Ports 1 to 9, A <sup>*3</sup> , and	B  I <sub>tsi</sub>		—	1.0	μA	$V_{in} = 0.5 \text{ to} \\ V_{cc} - 0.5 \text{ V}, \\ V_{in} = 0.5 \text{ to} \\ V_{cc} B - 0.5 \text{ V}$
Input	Ports 1 to 3	I <sub>P</sub>	5	_	150	μA	$V_{in} = 0 V,$
pull-up MOS current	Ports 6 (P6PUE = 0) and B		30	_	300		$V_{cc} = 3.0 V to$ 3.6 V $V_{cc}B = 3.0 V$ to 5.5 V
current	Port A <sup>*3</sup>		30	_	600		
	Port 6 (P6PUE = 1)		3	_	100		
Input	RES (4)	(4) C <sub>in</sub>	_	_	80	pF	$V_{in} = 0 V,$ f = 1 MHz, T <sub>a</sub> = 25°C
capacitance	NMI		_	_	50		
	P52, P97, P42, P86, PA7 to PA2		_	8	20		
	Input pins except (4) above		_	—	15		
Current	Normal operation	I <sub>cc</sub>	_	30	40	mA	f = 10 MHz
dissipation*1	Sleep mode		_	20	32		f = 10 MHz
	Standby mode <sup>*2</sup>		_	1	5.0	μA	$T_a \le 50^{\circ}C$
			_	_	20.0		50°C < T <sub>a</sub>
RAM standb	y voltage	V <sub>RAM</sub>	2.0	_	_	V	

Notes: 1. Current dissipation values are for  $V_{H}$  min =  $V_{cc}$  – 0.2 V,  $V_{cc}B$  – 0.2 V, and  $V_{IL}$  max = 0.2 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.

- 2. The values are for V\_{\_{RAM}} \le V\_{\_{CC}} < 3.0 V, V\_{\_{IH}} min = V\_{\_{CC}} 0.2 V, V $_{_{CC}}B$  0.2 V, and V\_{\_{II}} max = 0.2 V.
- 3. The port A characteristics depend on  $V_{\rm cc}B$ , and the other pins characteristics depend on  $V_{\rm cc}.$

#### Table 21.2 DC Characteristics (3) When LPC Function Is Used

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

Item		Symbol	Min	Max	Unit	Test Conditions
Input high voltage	P37 to P30, P83 to P80, PB1, PB0	V <sub>IH</sub>	$V_{cc}  imes 0.5$	_	V	
Input low voltage	P37 to P30, P83 to P80, PB1, PB0	V <sub>IL</sub>	_	$V_{cc}  imes 0.3$	V	
Output high voltage	P37, P33 to P30, P82 to P80, PB1, PB0	V <sub>oh</sub>	$V_{cc}  imes 0.9$	_	V	I <sub>он</sub> = -0.5 mA
Output low voltage	P37, P33 to P30, P82 to P80, PB1, PB0	V <sub>ol</sub>	_	$V_{cc} \times 0.1$	V	I <sub>oL</sub> = 1.5 mA

#### Table 21.3 Permissible Output Currents

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	• • • • •		_	_	10	mA
	Ports 1 to 3		_	_	2	
	RESO		_	_	1	
	Other output pins		—	_	1	
Permissible output	Total of ports 1 to 3	$\Sigma  {\rm I_{ol}}$	_	_	40	mA
low current (total)	Total of all output pins, including the above	-	—	_	60	
Permissible output high current (per pin)	All output pins	— <b>І</b> <sub>он</sub>	—	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - \mathbf{I}_{\text{OH}}$	_	_	30	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 21.3.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 21.1 and 21.2.




Figure 21.1 Darlington Pair Drive Circuit (Example)




Figure 21.2 LED Drive Circuit (Example)



#### Table 21.4 Bus Drive Characteristics

### Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ss} = 0 \text{ V}$ , $Ta = -20 \text{ to } +75^{\circ}\text{C}$

ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger	V <sub>T</sub>	$V_{cc}  imes 0.3$	_	_	V	$V_{cc}$ = 3.0 V to 3.6 V
input voltage	V <sub>T</sub> <sup>+</sup>	_	_	$V_{cc} \times 0.7$	_	$V_{cc}$ = 3.0 V to 3.6 V
	$V_T^+ - V_T^-$	$V_{cc}  imes 0.05$	_	_	_	$V_{cc} = 3.0 \text{ V to } 3.6 \text{ V}$
Input high voltage	V <sub>IH</sub>	$V_{cc} \times 0.7$	_	5.5	V	$V_{cc}$ = 3.0 V to 3.6 V
Input low voltage	V <sub>IL</sub>	-0.5	_	$V_{cc} \times 0.3$	_	$V_{cc}$ = 3.0 V to 3.6 V
Output low voltage	V <sub>ol</sub>	_	_	0.5	V	I <sub>oL</sub> = 8 mA
		_	_	0.4	_	I <sub>oL</sub> = 3 mA
Input capacitance	C <sub>in</sub>	_	_	20	pF	$V_{in} = 0 V$ , f = 1 MHz, $T_a = 25^{\circ}C$
Three-state leakage current (off state)	I <sub>tsi</sub>	_	_	1.0	μA	$V_{_{\rm in}}$ = 0.5 to $V_{_{\rm CC}}-0.5~V$
SCL, SDA output fall time	t <sub>of</sub>	20 + 0.1Cb	_	250	ns	$V_{cc} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$

Applicable Pins: SCL1, SCL0, SDA1, SDA0 (bus drive function selected)


Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$ 


Applicable Pins: PS2AC, PS2AD, PS2BC, PS2BD, PS2CC, PS2CD, PA7 to PA4 (bus drive function selected)

ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
Output low voltage	V <sub>ol</sub>	_	_	0.8	V	$I_{oL} = 16 \text{ mA},$ $V_{cc}B = 4.5 \text{ V to } 5.5 \text{ V}$
		_	_	0.5		$I_{oL} = 8 \text{ mA}$
				0.4		$I_{oL} = 3 \text{ mA}$

### 21.1.3 AC Characteristics

Figure 21.3 shows the test conditions for the AC characteristics.





**Clock Timing:** Table 21.5 shows the clock timing. The clock timing specified here covers clock (\$\phi\$) output and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times. For details on external clock input (EXTAL pin and EXCL pin) timing, see section 18, Clock Pulse Generator.

#### Table 21.5 Clock Timing

### Conditions: $V_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{cc}B = 3.0 \text{ V}$ to 5.5 V, $V_{ss} = 0 \text{ V}$ , $\phi = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20$ to $+75^{\circ}C$

		Condition				
		1	0 MHz			
Item	Symbol	Min	Max	Unit	Reference	
Clock cycle time	t <sub>cyc</sub>	100	500	ns	Figure 21.5	
Clock high pulse width	t <sub>ch</sub>	30	_	ns	_	
Clock low pulse width	t <sub>cL</sub>	30	_	ns	_	
Clock rise time	t <sub>cr</sub>	_	20	ns	_	
Clock fall time	t <sub>cr</sub>	_	20	ns	_	
Oscillation settling time at reset (crystal)	t <sub>osc1</sub>	20	_	ms	Figure 21.6	
Oscillation settling time in software standby (crystal)	t <sub>osc2</sub>	8	—	ms	Figure 21.7	
External clock output stabilization delay time	t <sub>DEXT</sub>	500		μs	_	

**Control Signal Timing:** Table 21.6 shows the control signal timing. The only external interrupts that can operate on the subclock ( $\phi = 32.768$  kHz) are NMI and IRQ0, 1, 2, 6, and 7.

### Table 21.6 Control Signal Timing

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}$ , 2 MHz to maximum operating frequency,  $T_s = -20 \text{ to } +75^{\circ}\text{C}$ 

		C	ondition		
		10 MHz			Test
Item	Symbol	Min	Max	Unit	Conditions
RES setup time	t <sub>ress</sub>	300	_	ns	Figure 21.8
RES pulse width	t <sub>resw</sub>	20	_	t <sub>cyc</sub>	_
NMI setup time (NMI)	t <sub>NMIS</sub>	250	_	ns	Figure 21.9
NMI hold time (NMI)	t <sub>nmin</sub>	10	_	ns	_
NMI pulse width (exiting software standby mode)	t <sub>nmiw</sub>	200	_	ns	_
IRQ setup time (IRQ7 to IRQ0)	t <sub>irqs</sub>	250	_	ns	_
IRQ hold time(IRQ7 to IRQ0)	t <sub>irqh</sub>	10	_	ns	
IRQ pulse width (IRQ7, IRQ6, IRQ2 to IRQ0) (exiting software standby mode)	t <sub>irqw</sub>	200	_	ns	_

**Timing of On-Chip Peripheral Modules:** Tables 21.7 to 21.10 show the on-chip peripheral module timing. The only on-chip peripheral modules that can operate in subclock operation ( $\phi$  = 32.768 kHz) are the I/O ports, external interrupts (NMI and IRQ0, 1, 2, 6, and 7), the watchdog timer, and the 8-bit timer (channels 0 and 1).

### Table 21.7 Timing of On-Chip Peripheral Modules

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^{\circ}C$ 

				Co	ondition		
				1	0 MHz		
ltem			Symbol	Min	Max	Unit	Test Conditions
I/O ports	Output data	delay time	t <sub>PWD</sub>	_	100	ns	Figure 21.10
	Input data se	tup time	t <sub>PRS</sub>	50	_		
	Input data ho	old time	t <sub>PRH</sub>	50	_		
FRT	Timer output	delay time	t <sub>FTOD</sub>	_	100	ns	Figure 21.11
	Timer input s	etup time	t <sub>FTIS</sub>	50			
	Timer clock i	nput setup time	t <sub>FTCS</sub>	50	—		Figure 21.12
	Timer clock	Single edge	t <sub>FTCWH</sub>	1.5	_	t <sub>cyc</sub>	
	pulse width	Both edges	t <sub>FTCWL</sub>	2.5	_		
TMR	Timer output	delay time	t <sub>tmod</sub>	_	100	ns	Figure 21.13
	Timer reset in	nput setup time	t <sub>mrs</sub>	50	_		Figure 21.15
Timer cloc	Timer clock i	nput setup time	t <sub>mcs</sub>	50	_		Figure 21.14
	Timer clock	Single edge	t <sub>тмсwн</sub>	1.5		t <sub>cyc</sub>	-
	pulse width	Both edges	$t_{\text{TMCWL}}$	2.5	_		
PWMX	Pulse output	delay time	t <sub>PWOD</sub>	_	100	ns	Figure 21.16
SCI	Input clock	Asynchronous	t <sub>scyc</sub>	4	—	t <sub>cyc</sub>	Figure 21.17
	cycle	Synchronous		6	_		
	Input clock p	ulse width	t <sub>scкw</sub>	0.4	0.6	t <sub>scyc</sub>	-
	Input clock ri	se time	t <sub>scKr</sub>	_	1.5	t <sub>cyc</sub>	-
	Input clock fa	all time	t <sub>sckf</sub>	_	1.5		
	Transmit data (synchronous		$\mathbf{t}_{_{\mathrm{TXD}}}$	—	100	ns	Figure 21.18
Receive da (synchrono		a setup time s)	t <sub>RXS</sub>	100	_		
		Receive data hold time (synchronous)		100	_		
WDT	RESO outpu	t delay time	t <sub>resd</sub>	_	200	ns	Figure 21.19
	RESO output	t pulse width	t <sub>RESOW</sub>	132	_	t <sub>cyc</sub>	_

Note: \* Only peripheral modules that can be used in subclock operation

#### Table 21.8 Keyboard Buffer Controller Timing

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{cc}B = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^{\circ}C$ 

		Ra	atings			Test	
ltem	Symbol	Min	Тур	Max	Unit	<b>Conditions Notes</b>	
KCLK, KD output fall time	t <sub>kbf</sub>	20 + 0.1 Cb	_	250	ns	Figure	
KCLK, KD input data hold time	t <sub>квін</sub>	150	_	_	ns	21.20	
KCLK, KD input data setup time	t <sub>ĸвis</sub>	150	_	_	ns		
KCLK, KD output delay time	t <sub>ĸbod</sub>	_	_	450	ns	_	
KCLK, KD capacitive load	C	_	_	400	pF	_	

### Table 21.9I<sup>2</sup>C Bus Timing

Conditions:  $V_{cc} = 3.0$  V to 3.6 V,  $V_{ss} = 0$  V,  $\phi = 5$  MHz to maximum operating frequency,  $T_s = -20$  to  $+75^{\circ}$ C

		Ratings			Test		
ltem	Symbol	Min	Тур	Max	Unit	Conditions	Notes
SCL input cycle time	t <sub>scl</sub>	12	_	_	t <sub>cyc</sub>		Figure
SCL input high pulse width	t <sub>sclh</sub>	3	_		t <sub>cyc</sub>		21.21
SCL input low pulse width	t <sub>scll</sub>	5	—	_	t <sub>cyc</sub>		
SCL, SDA input rise time	t <sub>sr</sub>	—	—	$7.5^{*}$	t <sub>cyc</sub>		
SCL, SDA input fall time	t <sub>sf</sub>	_	_	300	ns		
SCL, SDA input spike pulse elimination time	t <sub>sP</sub>	—	—	1	t <sub>cyc</sub>	_	
SDA input bus free time	t <sub>BUF</sub>	5	_	_	t <sub>cyc</sub>	_	
Start condition input hold time	t <sub>stah</sub>	3	_	_	t <sub>cyc</sub>	_	
Retransmission start condition input setup time	t <sub>stas</sub>	3	_	—	t <sub>cyc</sub>	_	
Stop condition input setup time	t <sub>stos</sub>	3	_		t <sub>cyc</sub>		
Data input setup time	t <sub>sdas</sub>	0.5	_	_	t <sub>cyc</sub>	_	
Data input hold time	t <sub>sdah</sub>	0	—	_	ns		
SCL, SDA capacitive load	C	_		400	pF		

Note: \*17.5 t<sub>cyc</sub> can be set according to the clock selected for use by the I<sup>2</sup>C module. For details, see section 13.6, Usage Notes.

### Table 21.10 LPC Module Timing

Conditions:  $V_{cc} = 3.0$  V to 3.6 V,  $V_{ss} = 0$  V,  $\phi = 2$  MHz to maximum operating frequency,  $T_a = -20$  to  $+75^{\circ}$ C

Item	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input clock cycle	t <sub>Lcyc</sub>	30	_	_	ns	Figure 21.22
Input clock pulse width (H)	t <sub>LCKH</sub>	11	_	_		
Input clock pulse width (L)	t <sub>LCKL</sub>	11	_	_		
Transmit signal delay time	t <sub>TXD</sub>	2	_	11		
Transmit signal floating delay time	t <sub>off</sub>		_	28		
Receive signal setup time	t <sub>RXS</sub>	7	_	_		
Receive signal hold time	t <sub>RXH</sub>	0	_	_		



### 21.1.4 Flash Memory Characteristics

Table 21.11 shows the flash memory characteristics.

### **Table 21.11 Flash Memory Characteristics**

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ss} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^{\circ}\text{C}$ 

ltem		Symbol	Min	Тур	Max	Unit	Test Condition
	Programming time <sup>*1*2*4</sup>		_	10	200	ms/ 128 byt	es
Erase time <sup>*1*3</sup>	3*6	t <sub>e</sub>	_	100	1200	ms/ block	
Reprogrammi	ng count	$N_{_{\mathrm{WEC}}}$	—	—	100	times	
Programming	Wait time after SWE-bit setting <sup>*1</sup>	х	1	—	—	μs	
	Wait time after PSU-bit setting <sup>*1</sup>	У	50	_	_	μs	
	Wait time after P-bit setting <sup>*1*4</sup>	z1	28	30	32	μs	$1 \le n \le 6$
	P-bit setting*1**	z2	198	200	202	μs	$7 \le n \le 1000$
		z3	8	10	12	μs	Additional write
	Wait time after P-bit clear <sup>*1</sup>	α	5	—	_	μs	
	Wait time after PSU-bit clear <sup>*1</sup>	β	5	—	_	μs	
	Wait time after PV-bit setting <sup>*1</sup>	γ	4	—		μs	
	Wait time after dummy write <sup>*1</sup>	ε	2	—		μs	
	Wait time after PV-bit clear <sup>*1</sup>	η	2	—		μs	
	Wait time after SWE-bit clear <sup>*1</sup>	θ	100	—		μs	
	Maximum programming count <sup>*1*4*5</sup>	Ν	_	_	1000	times	

	ltem	Symbol	Min	Тур	Max	Unit	Test Conditions
Erase	Wait time after SWE-bit setting <sup>*1</sup>	х	1	_	—	μs	
	Wait time after ESU-bit setting <sup>*1</sup>	У	100	—	—	μs	
	Wait time after E-bit setting <sup>*1*6</sup>	Z	10	—	100	ms	
	Wait time after E-bit clear <sup>*1</sup>	α	10	—	—	μs	
	Wait time after ESU-bit clear <sup>*1</sup>	β	10	—	—	μs	
	Wait time after EV-bit setting <sup>*1</sup>	γ	20	—	—	μs	
	Wait time after dummy write <sup>*1</sup>	ε	2	—	—	μs	
	Wait time after EV-bit clear <sup>*1</sup>	η	4	—	—	μs	
	Wait time after SWE-bit clear <sup>*1</sup>	θ	100	—	—	μs	
	Maximum erase count <sup>*1*6*7</sup>	Ν	_	_	120	times	

- Notes: 1. Set the times according to the program/erase algorithms.
  - 2. Programming time per 128 bytes (Shows the total period for which the P-bit in FLMCR1 is set. It does not include the programming verification time.)
  - 3. Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
  - 4. Maximum programming time  $(t_{P}(max))$ 
    - $t_{_{P}}$  (max) = (wait time after P-bit setting (z1) + (z3)) × 6
    - + wait time after P-bit setting  $(z2) \times ((N) 6)$
  - The maximum number of writes (N) should be set according to the actual set value of z1, z2 and z3 to allow programming within the maximum programming time (t<sub>p</sub> (max)). The wait time after P-bit setting (z1, z2, and z3) should be alternated according to the number of writes (n) as follows:

 $1 \le n \le 6$   $z1 = 30\mu s, z3 = 10\mu s$  $7 \le n \le 1000$   $z2 = 200\mu s$ 

6. Maximum erase time  $(t_{E} (max))$ 

 $t_{F}$  (max) = Wait time after E-bit setting (z) × maximum erase count (N)

7. The maximum number of erases (N) should be set according to the actual set value of z to allow erasing within the maximum erase time ( $t_{_E}$  (max)).

#### 21.1.5 Usage Note

The method of connecting an external capacitor is shown in figure 21.4. Connect the system power supply to the VCL pin together with the VCC pins.




Figure 21.4 Connection of VCL Capacitor

### 21.2 Timing Chart

### 21.2.1 Clock Timing

The clock timings are shown below.




Figure 21.5 System Clock Timing






Figure 21.6 Oscillation Settling Timing






Figure 21.7 Oscillation Setting Timing (Exiting Software Standby Mode)

### 21.2.2 Control Signal Timing

The control signal timings are shown below.








Figure 21.9 Interrupt Input Timing

### 21.2.3 On-Chip Peripheral Module Timing

The on-chip peripheral module timings are shown below.




Figure 21.10 I/O Port Input/Output Timing





Figure 21.11 FRT Input/Output Timing








Figure 21.13 8-Bit Timer Output Timing




Figure 21.14 8-Bit Timer Clock Input Timing




Figure 21.15 8-Bit Timer Reset Input Timing





Figure 21.16 PWMX Output Timing








Figure 21.18 SCI Input/Output Timing (Synchronous Mode)




Figure 21.19 A/D Converter External Trigger Input Timing

1. Reception
2. Transmission (a)
$\phi$
KCLK/
Transmission (b)
KCLK/ KD
Legend: KCLK: PS2AC to PS2CC KD: PS2AD to PS2CD
Note: $\phi$ shown here is the clock scaled by 1/N when the operating mode is active medium-speed mode.

Figure 21.20 Keyboard Buffer Controller Timing





Figure 21.21 I<sup>2</sup>C Bus Interface Input/Output Timing








Figure 21.23 Tester Measurement Condition



## Appendix A I/O Port States in Each Processing State

### Table A.1 I/O Port States in Each Processing State

Port Name Pin Name	Reset	Hardware Standby Mode	Software Standby Mode	Watch Mode	Sleep Mode	Sub-sleep Mode	Subactive Mode	Program Execution State
Port 1	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 2	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 3	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 4	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 5	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 6	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 7	Т	Т	keep	keep	keep	keep	I/O port*	I/O port*
Port 8	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 97	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port 96	Т	Т	[DDR = 1] H	EXCL input	[DDR = 1]	EXCL input	EXCL input	Clock output/
φ Ξ.v.o.			[DDR = 0] T		clock output	ock output		EXCL input/
EXCL				[DDR = 0] T				input port
Ports 95 to 90	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port A	Т	Т	keep	keep	keep	keep	I/O port	I/O port
Port B	Т	Т	keep	keep	keep	keep	I/O port	I/O port

Legend:

H: High

L: Low

T: High-impedance state

keep: Input ports are in the high-impedance state (when DDR = 0 and PCR = 1, input pull-up MOSs remain on).

Output ports maintain their previous state.

Depending on the pins, the on-chip peripheral modules may be initialized and the I/O port function determined by DDR and DR used.

DDR: Data direction register

Note: \* The program development tool (emulator) does not support the output.

## Renesas

# Appendix B Product Codes

Product Type		Product Code	Mark Code	Package (Package Code)
	Flash memory version	HD64F2110BV	F2110BVFA10	100-pin QFP (FP-100B)
	(3-V version)		F2110BVTE10	100-pin TQFP (TFP-100B)



## Appendix C Package Dimensions




Figure C.1 Package Dimensions (FP-100B)

Appendix C Package Dimensions




Figure C.2 Package Dimensions (TFP-100B)



## Index

14-Bit PWM Timer (PWMX)	131
16-Bit Count Mode	197
16-Bit Free-Running Timer (FRT)	147
8-Bit Timer (TMR)	173
A20 Gate	393
ABRKCR 67, 462, 468, 474,	
Absolute Address	
Address Map	
Address Space	
Addressing Modes	
Arithmetic Operations Instructions	
Asynchronous Mode	
5	
BAR	480
Bcc	
BCR 89, 465, 471, 477,	
Bit Manipulation Instructions	
bit rate	
Block Data Transfer Instructions	
Boot Mode	420
Branch Instructions	
Break	
BRR	
Buffered Input Capture Input	
Cascaded Connection	197
Clear Timing	
Clock Pulse Generator	
Clocked Synchronous Mode	
CMI	
CMIA	
CMIAY	
CMIB	
CMIBY	
Compare-Match Count Mode	
Condition field	

Condition-Code Register (CCR)
DACNT
EBR1       418, 462, 469, 475, 481         EBR2       418, 462, 469, 475, 481         EEPMOV Instruction       48         Effective Address       42         Effective address extension       37         Erase/Erase-Verify       427         erasing units       414         ERRI       403         Error Protection       429         Exception Handling       57         Exception Vector Table       58         Extended Control Register (EXR)       22
flash memory
Hardware Protection       429         Hardware Standby Mode       452         HICR0       361, 461, 468, 474, 480         HICR1       361, 461, 468, 474, 480         HICR2       368, 461, 468, 474, 480         HICR3       368, 461, 468, 474, 480         HISEL       389, 461, 468, 474, 480

Rev. 2.00 Mar 21, 2006 page 515 of 518



I <sup>2</sup> C Bus Data Format
I <sup>2</sup> C Bus Interface (IIC)
ICCR 280, 465, 471, 478, 484
ICDR 273, 465, 471, 478, 484
ICI166
ICIX
ICMR 277, 466, 472, 478, 484
ICR
ICSR
ICXR
IDR 372, 461, 468, 473, 479
IER
IICI
Immediate
Increment Timing
Input Capture Input
Input Capture Operation 199
Instruction Set
Interrupt Control Modes77
Interrupt Controller
Interrupt Exception Handling
Interrupt Exception Handling Vector Table
Interrupt Mask Bit23
Interval Timer Mode
ISCR 68, 462, 468, 474, 480
ISR
,,,,,,,
KBBR
KBCR
Keyboard Buffer Controller
KMIMR
KMIMRA
KMPCR 108, 466, 472, 478, 484
LADR3
Logic Operations Instructions

MCU Operating Mode Selection ......49 MDCR...... 50, 465, 471, 477, 483 Medium-Speed Mode......449 Memory Indirect ......41 Module Stop Mode ......456 MSTPCR...... 445, 462, 469, 475, 481 Multiprocessor Communication Function NMI interrupt ......73 OCI.....166 OCR ...... 150, 463, 470, 476, 481 OCRDM......151 On-Board Programming Modes......419 Output Compare Output......160 P1PCR......96, 464, 470, 476, 483 P3PCR.....100, 464, 470, 476, 483 P4DDR......101, 464, 471, 477, 483 P4DR.....102, 464, 471, 477, 483 P5DDR......104, 464, 471, 477, 483 P5DR......105, 464, 471, 477, 483 P6DDR......107, 464, 471, 477, 483

LPWRCR ...... 444, 462, 469, 475, 481

Rev. 2.00 Mar 21, 2006 page 516 of 518

P6DR 108, 465, 471, 477, 483
P7DDR113, 460, 467, 479
P7ODR114, 460, 467, 473, 479
P7PIN 113, 465, 471, 477, 483
P8DDR115, 465, 471, 477, 483
P8DR 116, 465, 471, 477, 483
P9DDR119, 465, 471, 477, 483
P9DR 120, 465, 471, 477, 483
PADDR 122, 464, 470, 476, 483
PAODR 123, 464, 470, 476, 483
PAPIN 123, 464, 470, 476, 483
parity error
PBDDR 127, 465, 471, 477, 483
PBODR 127, 465, 471, 477, 483
PBPIN 128, 465, 471, 477, 483
Power-Down Modes
Program Counter (PC)
Program/Erase Protection
Program/Program-Verify
Program-Counter Relative 40
Programmer Mode
Pulse Output159
RDR
Register Direct
Register field
Register Indirect
Register Indirect with Displacement 39
Register Indirect with Post-Increment 39
Register Indirect with Pre-Decrement 39
Reset
Reset Exception Handling 59
RSR
SAR 274, 466, 472, 478, 484
SARX 275, 466, 472, 478, 484
SBYCR 442, 462, 469, 475, 481
SCMR 231, 463, 469, 475, 481
SCR
Social Communication Interface (SCI) 221

Serial Formats
Shift Instructions
SIRQCR 381, 461, 468, 473, 479
Sleep Mode450
SMI
SMR 225, 462, 469, 475, 481
Software Protection
Software Standby Mode451
SPSR
SSR 229, 463, 469, 475, 481
stack pointer (SP)21
Stack Status61
STCR
STR 374, 461, 468, 474, 480
Subactive Mode455
Subsleep Mode454
SYSCR
SYSCR2109, 462, 469, 475, 481
System Control Instructions
TCNT 179, 209, 464, 465, 470,
TCNT 179, 209, 464, 465, 470, 471, 476, 477, 482, 484
471, 476, 477, 482, 484
471, 476, 477, 482, 484         TCONRI       190, 466, 472, 478, 485         TCONRS       190, 466, 472, 478, 485         TCOR       465, 471, 477, 484         TCORA       179         TCORB       179         TCORC       189, 466, 472, 478, 485         TCR       156, 180, 463, 465, 469,
471, 476, 477, 482, 484         TCONRI       190, 466, 472, 478, 485         TCONRS       190, 466, 472, 478, 485         TCOR       465, 471, 477, 484         TCORA       179         TCORB       179         TCORC       189, 466, 472, 478, 485         TCR       165, 180, 463, 465, 469,
471, 476, 477, 482, 484         TCONRI       190, 466, 472, 478, 485         TCONRS       190, 466, 472, 478, 485         TCOR       465, 471, 477, 484         TCORA       179         TCORB       179         TCORC       189, 466, 472, 478, 485         TCR       156, 180, 463, 465, 469,
471, 476, 477, 482, 484         TCONRI       190, 466, 472, 478, 485         TCONRS       190, 466, 472, 478, 485         TCOR       465, 471, 477, 484         TCORA       179         TCORB       179         TCR       189, 466, 472, 478, 485         TCR       189, 466, 472, 478, 485         TCR       156, 180, 463, 465, 469,
471, 476, 477, 482, 484         TCONRI       190, 466, 472, 478, 485         TCONRS       190, 466, 472, 478, 485         TCOR       465, 471, 477, 484         TCORA       179         TCORB       179         TCRC       189, 466, 472, 478, 485         TCR       165, 180, 463, 465, 469,
471, 476, 477, 482, 484         TCONRI       190, 466, 472, 478, 485         TCONRS       190, 466, 472, 478, 485         TCOR       465, 471, 477, 484         TCORA       179         TCORB       179         TCORC       189, 466, 472, 478, 485         TCR       156, 180, 463, 465, 469,

Rev. 2.00 Mar 21, 2006 page 517 of 518

Trap Instruction Exc	ception Handling 60
TSR	
TWR	373, 460, 467, 473, 479
User Program Mode	

Watch Mode	
Watchdog Timer (W	WDT)207
Watchdog Timer M	lode214
WOVI	
WSCR	90, 465, 471, 477, 483
WUEMRB	70, 461, 468, 474, 480



## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8S/2110B Group

Publication Date:	1st Edition, Septemer 2002
	Rev.2.00, March 21, 2006
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Customer Support Department
	Global Strategic Communication Div.
	Renesas Solutions Corp.

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



### RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tei: <852- 2265-6688, Fax: <852- 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200. Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-930, Fax: <603> 7955-9310

http://www.renesas.com

H8S/2110B Group Hardware Manual





RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan